

AIM-Z80AE APPLICATION INTERFACE MODULE AIM-Z8ØAE

OPERATION MANUAL

.

Publication Number 79650

NUMBER NUMBER TITLE I 1 GENERAL DESCRIPTION 1.1 INTRODUCTION	NUMBER 1-1 1-1 1-4
	1-1
	1-1
1.1 INTRODUCTION	
	1-4
1.2 REFERENCES	
1.3 CONVENTIONS	1-4
1.4 TERMINOLOGY	1-5
1.5 BUFFER MODULE	1-6
1.6 CONTROL MODULE	1-9
1.7 HISTORY MODULE	1-11
2 AIM-Z8ØAE INSTALLATION	2-1
2.1 INTRODUCTON	2-1
2.2 COMPATIBLE SYSTEMS	2-1
2.3 EQUIPMENT REQUIRED	2-1
2.4 JUMPER OPTIONS, CONTROL MODULE	2-2
2.5 JUMPER OPTIONS, HISTORY MODULE	2-4
2.6 TARGET SYSTEM CONFIGURATION	2-6
2.7 INSTALLATION	2-7
2.8 INITIAL CHECKOUT PROCEDURE	2–9
3 AIM-Z8ØAE OPERATION	3-1
3.1 INTRODUCTION	3-1
3.2 PREPARATION	3-3
3.3 INITIALIZATION	3-3
3.4 ERRORS	3-3
3.5 COMMAND FORMAT	3-7
3.6 HEXADECIMAL NUMBERS	3-7
3.7 ASCII LITERAL	3-7
3.8 MNEMONICS	3–7
3.9 RELATIVE ADDRESS	3-9

i

•

SECTION	PARAGRAPH		PAGE
NUMBER	NUMBER	TITLE	NUMBER
3	3.10	IMPLIED MEMORY ADDRESS POINTER	3-9
	3.11	ADDED OR SUBTRACTED NUMBERS	3–9
	3.12	EQUAL SIGN	3–9
	3.13	SPECIAL KEYS	3-10
	3.14	B-BREAKPOINT COMMAND	3-11
	3.15	DESCRIPTION, B COMMAND	3–11
	3.16	EXAMPLES, B COMMAND	3-15
	3.17	C-COPY COMMAND	3-18
	3.18	DESCRIPTION, C COMMAND	3-18
	3.19	EXAMPLE, C COMMAND	3-18
	3.20	D-DUMP COMMAND	3–19
	3.21	DESCRIPTION, D COMMAND	3–19
	3.22	EXAMPLE, D COMMAND	3–19
	3.23	E-EXECUTE COMMAND	3–2Ø
	3.24	DESCRIPTION, E COMMAND	3–2ø
	3.25	EXAMPLES, E COMMAND	3-21
	3.26	ESCAPE-EXECUTION ESCAPE COMMAND	3-22
	3.27	DESCRIPTION, ESCAPE COMMAND	3-22
	3.28	EXAMPLE, ESCAPE COMMAND	3-22
	3.29	F-FILL COMMAND	3-23
	3 . 3Ø	DESCRIPTION, F COMMAND	3-23
	3.31	EXAMPLES, F COMMAND	3-23
	3.32	G-GET COMMAND	3-24
	3.33	DESCRIPTION, G COMMAND	3-24
	3.34	EXAMPLES, G COMMAND	3-24
	3.35	H-HEXADECIMAL ARITHMETIC	3-25
	3.36	DESCRIPTION, H COMMAND	3–25
	3.37	EXAMPLES, H COMMAND	3–25
	3.38	I-INITIALIZE MEMORY MAP COMMAND	3–26
	3.39	DESCRIPTION, I COMMAND	3–26

SECTION	PARAGRAPH		PAGE
NUMBER	NUMBER	TITLE	NUMBER
3	3.40	EXAMPLES, I COMMAND	3–27
	3.41	L-LOCATE COMMAND	3–29
	3.42	DESCRIPTION, L COMMAND	3-29
	3.43	EXAMPLES, L COMMAND	3-29
	3.44	M-MODIFY COMMAND	3 - 3Ø
	3.45	DESCRIPTION, M COMMAND	3–3ø
	3.46	EXAMPLE, M COMMAND	3-33
	3.47	O-SET OFFSET COMMAND	3-34
	3.48	DESCRIPTION, O COMMAND	3-34
	3.49	EXAMPLE, O COMMAND	3–34
	3.50	P-PORT COMMAND	3-35
	3.51	DESCRIPTION, P COMMAND	3-35
	3.52	EXAMPLES, P COMMAND	3-36
	3.53	Q-QUIT COMMAND	3-37
	3.54	DESCRIPTION, Q COMMAND	3–37
	3.55	EXAMPLE, Q COMMAND	3–37
	3.56	R-DISPLAY REGISTERS COMMAND	3-37
	3.57	DESCRIPTION, R COMMAND	3-37
	3.58	EXAMPLES, R COMMAND	3–38
	3.59	S-STEP COMMAND	3–39
	3.60	DESCRIPTION, S COMMAND	3–39
	3.61	EXAMPLES, S COMMAND	3 - 4Ø
	3.62	T-TRACE HISTORY COMMAND	3-41
	3.63	DESCRIPTION, T COMMAND	3-41
	3.64	EXAMPLES, T COMMAND	3-43
	3.65	V-VERIFY COMMAND	3-48
	3.66	DESCRIPTION, V COMMAND	3-48
	3.67	EXAMPLE, V COMMAND	3-48
	3.68	W-WRITE TO ALTERNATE LUN COMMAND	3-49

iii

SECTION	PARAGRAPH		PAGE
NUMBER	NUMBER	TITLE	NUMBER
3	3.69	DESCRIPTION, W COMMAND	3–49
	3.70	EXAMPLE, W COMMAND	3–49
	3.71	Z-INITIALIZE COMMAND	3-49
	3.72	DESCRIPTION, Z COMMAND	3–49
	3.73	&-TEST MEMORY COMMAND	3 - 5Ø
	3.74	DESCRIPTION, % COMMAND	3 - 5ø
	3.75	EXAMPLES, % COMMAND	3–5ø
	3.76	EXECUTION TIMER OPERATION	3–51
	3.77	OPERATION WITH MD-SBC1	3–51
	3.78	OPERATION WITH MDX	3-51
	3.79	OPERATION WITH OEM-80	3–52

A-1 APPENDIX A FACTORY NOTICES B-1 APPENDIX B SPECIFICATIONS APPENDIX C SCHEMATIC DIAGRAMS BUFFER BOX SCHEMATIC C-1 BUFFER BOX ASSEMBLY DRAWING C-4 BUFFER BOX PARTS LIST C-5 HISTORY MODULE SCHEMATIC C-6 HISTORY MODULE ASSEMBLY DRAWING C-1Ø HISTORY PARTS LIST C-11 CONTROL MODULE SCHEMATIC C-12 CONTROL MODULE ASSEMBLY DRAWING C-16 C-17 CONTROL MODULE PARTS LIST

LIST OF FIGURES

FIGURE	DESCRIPTION	NUMBER
1.1	AIM-Z80AE SYSTEM	1-3
1.2	BUFFER MODULE	1-8
1.3	CONTROL MODULE	1-10
1.4	HISTORY MODULE	1-12
2.1	INSTALLATION IN MATRIX OR SYS-80F	2-9
2.2	MINIMUM TARGET SYSTEM	2-14
3.1	AIM-280 COMMAND SUMMARY	3-1

LIST OF TABLES

DESCRIPTION	PAGE
ERRORS	3-4
AIM-Z80 MNEMONICS	3-8
SPECIAL KEYS	3-10
	ERRORS AIM-Z80 MNEMONICS

SECTION 1.0 GENERAL DESCRIPTION

1.1 INTRODUCTION


AIM-Z80AE is an advanced development tool which provides debug assistance for both software and hardware via in-circuit emulation of the Z80 microprocessor. Use of the AIM-Z80AE is completely transparent to the Target system configuration. No memory space or ports are used and all signals including $\overrightarrow{\text{RESET}}$, $\overrightarrow{\text{INT}}$, $\overrightarrow{\text{NMI}}$, $\overrightarrow{\text{BUSRQ}}$ and $\overrightarrow{\text{WAIT}}$ are functional during emulation.

Single step circuitry allows user to execute Target instructions one at a time to see the exact effect of each instruction. Single step is functional in ROM as well as RAM.

Sixteen K bytes of emulation RAM may be mapped into the Target memory space at any desired address so that software may be developed even before Target memory is available.

Breakpoint detect circuitry allows real time execution to proceed to any desired point in the users program and then terminate with all registers and status information saved so that execution may later be resumed. Real time execution may also be terminated at any time with the Escape key. EVENT and DELAY counters give added flexibility for viewing the exact point of interest in the users program.

The 48 channel history module will simultaneously record any bus transaction which the user may desire to see. Address bus, Data bus and Control signals plus eighteen external probes which can be used to monitor the Target circuitry at other points are sampled by the history RAM. AIM-Z80AE is partitioned into three modules. The Control and History modules are .installed directly into the MOSTEK disk-based development system. Cables from these modules connect to the Buffer module which plugs directly into the Target system Z80 CPU socket. After AIM-Z80AE is installed, the development system is powered up and the system booted up as normal. All development system software and hardware is still functional. AIM-Z80AE system software (AIMZ80) may be initialized by using the implied run command. AIMZ80 will sign on, take control of the Target system and allow the user to initialize the Target system and use any of the AIM-Z80AE commands to load, test and debug his Target program.



1.2 REFERENCES

MATRIX Operation manual, MK79730 FLP-80DOS Operation manual, MK78557 Z80 DATA BOOK, MK79602 Z80 Micro Reference manual, MK78516 Z80 Programming manual, MK78515

1.3 CONVENTIONS

The following conventions apply throughout this manual.

- 1. Hexadecimal input to the system does not require a leading numeric digit and cannot have a subscript H.
- 2. (CR) represents Carriage Return.
- 3. (LF) represents Line Feed.
- 4. (UP) represents Upcaret (ASCII code 5EH).
- 5. (SP) represents Space bar.
- 6. (.) represents period.
- 7. Bracketed items [] in a command line are optional.
- 8. Items in a command line which must be entered exactly as they appear are shown as upper case.
- 9. Items in a command line which are variables are shown as lower case.
- 10. Characters in a command line which are entered by the user are underlined.

1-4

- 11. Signal names are upper case. i.e. the signal EXECUTING.
- 12. (ESC) represents the ESCAPE key (ASCII code 1BH).
- Characters referenced in Text are enclosed with double quotes. (i.e. when the character "Y" is entered).

1.4 TERMINOLOGY

- Target. The Target is the users system under development. When using AIM-Z8ØAE, the Target CPU is contained in the Buffer module, but the remainder of the Target system is the users hardware. The Target program is the users program under development.
- System. The System refers to the MOSTEK disk-based development system including the AIM-Z8ØAE hardware. The System software includes the MOSTEK disk-based development systems software as well as the AIM-Z8ØAE software.
- 3. Emulation RAM. The Emulation RAM is the 16k byte (expandable to 64k byte) dynamic RAM on the Control module. The Emulation Ram can be mapped to any address in the Target memory map and is normally used to emulate PROM or ROM which will eventually contain the Target program.
- 4. Interface RAM. The Interface RAM is a lk byte static RAM on the Control module which is used for interface between the system and the Target. This RAM can be accessed only by the system and is loaded with the interface control program. The Interface RAM does not appear in the Target memory map when the Target program is executed or examined, but is shadowed in during debug.
- 5. Sampling. This refers to the operation of the History module. When the History module is storing bus cycles into the History RAM, it is sampling.

1.5 BUFFER MODULE

The Buffer module is located near the Target system and contains the Target Z80 microprocessor, Target adaptor connector and interface buffers. Cables connect the Buffer module to the Control and History modules which are installed in the development system. The Target adapter connector is attached to the Buffer module with eighteen inches of flat cable and plugs directly into the Target Z80 CPU socket. There are five test sockets available on the edge of the of the Buffer module with the following signals.

TEST POINT	SIGNAL	
BLUE	FETCH	(MI for first opcode of instruction)
GREEN	PHI	(Z8Ø clock)
YELLOW	SRAM	(Active when Emulation RAM is accessed)
RED	+5 VOLT	S
BLACK	GND	

The signal SRAM is an active high signal which becomes active when the Emulation RAM is accessed. This signal may be used to reverse the direction of buffers in the Target system so that RETI (Return from Interupt) instructions executed from the Emulation RAM can be recognized by the Target system.

There are also two sets of nine probes designated the A and B which plug into the upper left corner of the Buffer module. The probes are color coded with standard EIA color codes as follows:


- Ø BLACK
- 1 BROWN

1-6

2	RED
3	ORANGE
4	YELLOW
5	GREEN
6	BLUE
7	VIOLET
8	GREY

When a probe is referenced in this manual or in a print out, P(for Probe) will be followed by either A or B and then the probe number. PB6 for example refers to the blue probe of the B set.

When the AIM-Z8ØAE is initialized, the control signals $\overline{M1}$, \overline{MREQ} , \overline{RD} and \overline{WR} are disabled to the Target system. The signals are disabled without introducing any glitches which could interfere with proper dynamic RAM operation. These control signals are not disabled during execution from the Emulation RAM so Z8Ø peripheral devices can recognize the RETI instruction when it is fetched from Emulation RAM. This requires that the user disable any memory in the Target system from responding on the CPU data bus when Emulation RAM is accessed.



1.6 CONTROL MODULE

The Control module interfaces to the development system bus and has circuitry for detecting the breakpoint conditions and forcing execution to begin in the System Interface RAM. Connectors J1 and J2 bring the Address, Data and Control signals from the Target Z8Ø CPU in the Buffer module. Connector J3 brings the hardware breakpoint signal from the History module. The System Interface RAM which is loaded with an interface program is shadowed into the Target memory space. This control program makes the Target CPU a slave to the development system. When the user desires to resume execution, the control program activates the execution control circuit and execution resumes at the desired address. The memory control circuit is used to map the sixteen k byte emulation RAM to appear at any address in the Target memory space.




FIGURE 1.3 CONTROL MODULE

The History module also interfaces to the development system bus and Connectors J1 and J2 bring the Address, Data and control signals from the Buffer module. Connector J3 brings the signal EXECUTING from the control module which is used to enable the History RAM only when Target instructions are executed. The History module has a 24 bit comparator circuit to detect the hardware breakpoint condition, and EVENT counter and DELAY counter. Sampling into the 48 by 1k history RAM is enabled and disabled according to user selected conditions by the History control circuit. The execution timer is used to count Target processor clocks for logging elapsed execution time or generating timer breakpoints.




FIGURE 1.4 HISTORY MODULE

SECTION 2.0 AIM-Z80AE INSTALLATION

2.1 INTRODUCTON

This section gives the background information and a step by step procedure for installing AIM-Z80AE in the MOSTEK disk-based development system and checking the basic operation.

2.2 COMPATIBLE SYSTEMS

AIM-Z80AE is compatible with the Mostek MOSTEK disk-based development system with thirty-two k bytes of RAM or more.

2.3 EQUIPMENT REQUIRED

The following equipment is required for operation of AIM-Z8ØAE:

MOSTEK disk-based development system with console terminal. Target system with Z80 CPU in socket, power and clock circuit. AIM-Z80AE Buffer module with cable assemblies AIM-Z80AE Control module AIM-Z80AE History module Connector assembly, 10 pin flat MOSTEK system diskette with AIMZ80.BIN 2.4 JUMPER OPTIONS, CONTROL MODULE

This section describes the installation of jumpers for user selectable options on the Control module. Jumpers which must be installed are specified with a "-". Jumpers which must not be installed are specified with a " ". Jumpers which are described in a different paragraph are specified with a ".".

- 1. J4 is not used and no jumpers should be installed.
- 2. J5 is configured according to the type of emulation RAM used and should be jumpered as follows:

MK4116/MK4164	(16k/64k)	MK4332 (32k)
l	2	1 2
3 🛶	4	34

3. J6 selects the block of system ports used by the Control module. Ports $8\emptyset-87$ are used so the following jumpers should be installed:

BOARD Ø 8ØH-87H 2 8 1 7

2-2

4. J7 is configured according to the type of emulation RAM used and should be jumpered as follows:

 MK4116/MK4332 (16k/32k)
 MK4164 (64k)

 1 $\cdot \cdot 2$ 1 $\leftarrow 2$

 3 $\leftarrow 4$ 3 $\cdot \cdot 4$

5. J8 is configured according to the type of emulation RAM used and should be jumpered as follows:

MK4116/MK4332 (16k/32k) MK4164 (64k) $2 \cdot 4$ $1 \cdot 3$ $2 \cdot 4$ $1 \cdot 3$

6. J9 is configured according to the type of emulation RAM used and should be installed only for MK4116/MK4332 devices.

MK4116/MK4332 (16k/32k) MK4164 (64k)

J9 1...2 J9 1...2

2.5 JUMPER OPTIONS, HISTORY MODULE

This section describes the installation of the jumpers which specify user selectable options. Jumpers which must be installed are specified with a "-". Jumpers which must not be installed are specified with a " ". Jumpers which are described in other paragraphs are specified with a ".". U68 selects the board which generates the execution timer signal, the block of system ports used by each board in multiboard systems, and if the OEM-80 CTC is used to extend the EVENT counter to sixteen bits.

- Pins 1 and 16 of U68 select the board which generates the execution timer signal. If this jumper is not installed, the timer will not work, and XX USEC will be printed instead of the timer value.
- 2. Pins 3, 4, 5, 6, 11, 12, 13, and 14 of U68 select the block of system ports used by the History module. Ports 40H-47H are used so the following jumpers should be installed:

BOARD Ø 4ØH-47H 1 ... 16 2 ... 15 3 ... 14 4 ... 13 5 ... 12 6 ... 11 7 ... 10 8 ... 9 3. Pins 2, 7, 8, 9, 10, and 15 allow the event counter to be extended to 16 bits by using channel one of the OEM-80 CTC for the upper eight bits. Only one AIM-Z80AE can have the event counter extended to sixteen bits.

EIGHT BIT EVENT COUNTER

SIXTEEN BIT EVENT COUNTER

1 16	1 16
2 ••• 15	2 🛶 15
3 14	3 14
4 13	4 13
5 12	5 ••• 12
6 11	6 11
7 🛶 10	7 10
8 ••• 9	8 🛶 9

2.6 TARGET SYSTEM CONFIGURATION

AIM=Z8ØAE is designed to be as independent of the Target configuration as practical; however, there are some restrictions on the Target system.

- 1. The Target PHI clock must be in the range of 500kHz to 4 MHz.
- 2. The Target system must be able to supply the extra specified 5 volt power to the buffer box, and the ground bus to the CPU socket must be substantial.
- 3. The signals RESET, BUSRQ, WAIT cannot be in the active state during initialization.
- 4. The Target Data bus must be tristate except when $\overline{\text{MREQ}}$ OR $\overline{\text{IORQ}}$ are active.
- 5. Most output signals from the Buffer module will only drive 1.4 mA and still meet the Ø.4 volt output low voltage specification. These signals will still drive 1.8 mA at an output low voltage of Ø.5 volt.

2-6

2.7 INSTALLATION

The following steps should be followed when installing AIM-Z80AE in an MOSTEK disk-based development system. Begin with all power OFF and the diskettes NOT inserted. When installing AIM-Z80A in MATRIX or SYS-80F systems it is necessary to make the following interconections between SK2 of the OEM-80, Control and history modules. The signals should be wire wrap or plug wire installed on the backplane connectors. On Matrix system, TP1 may be used for connections to the OEM-80. If these connections are not performed the T state timer and extended EVENT counter will not function. Figure 2.1 illustrates the interconnections.


SIGNAL	FROM	то
CK/TG1B (BIT 7 of EVENT)	HISTORY SK2-4a	OEM-80E SK2-4a
ZC/TO1B (BIT 15 of EVENT)	OEM-8ØE SK2-4C	HISTORY SK2-4C
CK/TG2B (BIT 7 of TIMER)	HISTORY SK2-5a	OEM-80E SK2-5a
ZC/TO2B (BIT 15 of TIMER)	OEM-8ØE SK2-5C	CONTROL SK2-4C

- 1. Verify jumper options on the Control module according to section 2.4 of this manual.
- 2. Verify jumper options on the History module according to section 2.5.
- 3. Install Control module in the first available slot of the MOSTEK disk-based development system.
- 4. Install History module in the second available slot of the MOSTEK disk-based development system.
- 5. Verify that the reset select switch (S2) on the OEM-80 is in the "E000" position (bat handle towards the LED).

- 11. Recheck all cabling and card orientations and turn the MOSTEK disk-based development systems power on and then the Target system.
- 12. Insert the AIM-Z8ØAE diskette into DKØ and close the disk drive and boot up the system as normal.
- 13. Perform the Initial Checkout Procedure in the next section.

FIGURE 2.1

INSTALLATION IN MATRIX OR SYS-80F



2.8 INITIAL CHECKOUT PROCEDURE

The following checkout procedure may be used to verify the basic operation of AIM-Z8ØAE. To perform this checkout procedure, a suitable Target system is required. The minimal Target system of FIGURE 2.1 or Mostek MDX-CPU1 should be used. Whatever Target system is used, Target memory should not be enabled for address space Ø-ØFFH during the initial checkout procedure.

1. Perform the installation procedure in section 2.7.

2. Enter the following underlined text and verify the printout.

\$AIMZ8Ø TEST(CR)	<	load	and	run AIM-	-z8øae	
	<	also	load	target	program	"TEST"

AIM-Z8ØAE VERSION 1.0

,I (CR) < display target memory map

S = SYSTEM MEMORY T = TARGET MEMORY P = WRITES PROTECTED

ØØØØ	S	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
1000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
2000	•	•	•	•	•	.•	•	•	•	•	•	•	٠	•	•	•
3000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
4000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
5000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
6000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠
7000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
8000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
9000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
AØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
CØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
DØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
EØØØ	SP															
føøø	SP	т														

2**-**1Ø

,MØ,F(CR) < display "TEST" program ØØ ØØ 3E ØØ 3C 3C 2F 3C 3C 2F 18 F6 ØØ ØØ ØØ ØØ ØØ ,SØ(CR) < single-step thru program AF I IF BC PC DE HL DISASSEMBLY IX IY SP ØØØØ FFA9 ØØ41 FFFF FFFF Ø2ØØ LD A,Ø BFFF FFFF Ø1FØ 7 uSec ØØØ2 ØØA9 ØØ41 FFFF FFFF Ø2ØØ INC A BFFF FFFF Ø1FØ 11 uSec (CR) ØØØ3 Ø1Ø1 ØØ41 FFFF FFFF Ø2ØØ INC A BFFF FFFF Ø1FØ 15 uSec (CR) BFFF FFFF Ø1FØ _ ØØØ4 Ø201 ØØ41 FFFF FFFF Ø2ØØ CPL ,B 4(CR) < set a software breakpoint , $E \emptyset$ (CR) <execute target program</pre> 15 uSec SWBP ENCOUNTERED PC AF I IF BC DE HL DISASSEMBLY IX IY SP BFFF FFFF Ø1FØ _ 0004 0201 0041 FFFF FFFF 0200 CPL T 5, -4(CR)< display history memory OFFS ADDR DB DISASSEMBLY ТҮРЕ РАЗ----РАЙ РВЗ----РВЙ FETC 1 1111 1111 1 1111 -ØØ4 ØØØØ 3E A,Ø LD -003 0001 00 MRD 1 1111 1111 1 1111 1111 -ØØ2 ØØØ2 3C INC A FETC 1 1111 1111 1 1111 1111 -ØØ1 ØØØ3 3C INC A FETC 1 1111 1111 1 1111 1111 +000 0004 5B BREAKPOINT CODE FETC 1 1111 1111 1 1111 1111 ,BC,A(CR) < clear all breakpoints < set a hardware breakpoint</pre> ,BØ,H(CR) < execute target program</pre> ,<u>E</u>Ø(CR) ,

HWBP ENCOUNTERED 7 uSec

2-11

TWORD(6) [,PB8L(8),PB8H(9)] ---> (CR) < execute again</pre> ,E Ø(CR) HWBP ENCOUNTERED 62 uSec PC AF I IF BC DE HL DISASSEMBLY IX IY SP BFFF FFFF Ø1FØ <u>.</u> ØØØ5 FD3B ØØ41 FFFF FFFF Ø2ØØ INC A < display history memory ,T F,-A(CR)OFFS ADDR DB DISASSEMBLY ТҮРЕ РАЗ-----РАØ РВЗ-----РВØ -ØØA ØØØØ 3E LD A,Ø FETC 1 1111 1111 1 1111 1111 -009 0001 00 MRD 1 1111 1111 1 1111 1111

HISTORY CLOCK ENABLE IS (ALL) CYCLES ; TO CHANGE SELECT ONE: ALL(0) DMA(1) CPU(2) PA7L(3) PA7H(4)

HISTORY CLOCK IS (MRD MWR IORD IOWR) ;TO CHANGE SELECT ANY: MRD(\emptyset) MWR(1) MRF(2) IORD(3) IOWR(4) PA8+(5) PA8₁₇(6) --> (CR)

EVENT COUNT IS: $\emptyset \emptyset \emptyset 1 \longrightarrow \underline{2(CR)}$

DELAY COUNT IS: 000 -> 4(CR)

IOWR(4) IORQ(5) INTA(6) PA8(7) [, LE(8), TE(9)] \longrightarrow (CR)

 $MRD(\emptyset)$ MWR(1) MREQ(2) IORD(3)

 TRIGGER WORD IS: XXXX XXXX ØØØØ ØØØØ ØØØØ ØØØØ ØØØØ
 (CR)


 UPDATE:
 XXXX XXXX ØØØØ ØØØØ ØØØØ ØØØØ

TRIGGER STROBE IS (MRD, LE) ; TO CHANGE SELECT ONE:

PCAFIIFBCDEHLDISASSEMBLYIXIYSPØØØ2ØØØ1ØØ01ØØ01FFFFFFFFØ2ØØINCABFFFFFFFØ1FØ_,BH,O(CR)< update</td>vupdatehistoryoptions

PA7-----PAØ A15------AØ

FETC 1 1111 1111 1 1111 1111 -008 0002 3C INC A -ØØ7 ØØØ3 3C INC 1 1111 1111 1 1111 1111 Α FETC FETC 1 1111 1111 1 1111 1111 -ØØ6 ØØØ4 2F CPL -005 0005 3C INC A FETC 1 1111 1111 1 1111 1111 -ØØ4 ØØØ6 3C INC A FETC 1 1111 1111 1 1111 1111 -ØØ3 ØØØ7 2F CPL FETC 1 1111 1111 1 1111 1111 -002 0008 18 JR -ØAH FETC 1 1111 1111 1 1111 1111 -ØØ1 ØØØ9 F6 1 1111 1111 1 1111 1111 MRD +000 0000 3E FETC 1 1111 1111 1 1111 1111 LD A,Ø +001 0001 00 MRD 1 1111 1111 1 1111 1111 +ØØ2 ØØØ2 3C INC Α FETC 1 1111 1111 1 1111 1111 FETC 1 1111 1111 1 1111 1111 +ØØ3 ØØØ3 3C INC Α +ØØ4 ØØØ4 2F CPL FETC 1 1111 1111 1 1111 1111 ,B C,A(CR) < clear all breakpoints < set 1 millisecond timer breakpoint ,B 1,M,T(CR) < execute target program ,E Ø(CR) , TIMER BREAK ENCOUNTERED 989 uSec PC AF I IF BC DE HL DISASSEMBLY IX IY SP ØØØØ ØØ93 ØØ41 FFFF FFFF Ø2ØØ LD A,Ø BFFF FFFF Ø1FØ ٠ < clear all breakpoints ,B C,A(CR) ,E (CR) < resume execution (ESC) < press ESCape key , 3,126,713 uSec PC AF I IF BC DISASSEMBLY DE HL IX IY SP ØØØ2 ØØ93 ØØ41 FFFF FFFF Ø2ØØ INC A BFFF FFFF Ø1FØ ٠



AIM-Z8ØAE OPERATION

3.1 INTRODUCTION

This section describes the operation of the AIM-Z80AE control program (AIMZ80). A generalized description of the command format is provided as well as a detailed description of each command, complete with examples.

FIGURE 3.1 AIM-Z8Ø COMMAND SUMMARY

, <u>B</u> (CR)	< Tabulate breakpoints
, <u>B</u> a(CR)	< Set software breakpoint.
, <u>B</u> a,H(CR)	< Set hardware breakpoint.
, <u>B</u> <u>a,C(</u> CR)	< Clear breakpoint.
$\underline{B} \underline{C} \underline{A}(CR)$	< Clear all breakpoints.
, <u>B</u> H,O(CR)	< Specify History or HWBP Options.
<u>, B t, u, T (</u> CR)	< Set timer breakpoint.
<u>, B x, C, T (</u> CR)	< Clear timer breakpoint.
<u>,C</u> s,f,d(CR)	< Copy s through f to d.
, <u>D</u> (CR)	< Create map file
, <u>D</u> <u>s,f(</u> CR)	< Dump s through f.
, <u>E</u> (CR)	< Continue execution.
, <u>e</u> <u>s(</u> CR)	< Begin execution at s.
$\underline{s,f(CR)}$	< Execute with breakpoint at f.
, <u>E</u> SC	< Terminate execution.
, <u>F</u> <u>s,f,d(</u> CR)	< Fill s through f with d.
, <u>G [file]</u> (CR)	< Get binary file.
$\underline{H} = \underline{a+b-c+\ldots+y-z=x(CR)}$	< Hexadecimal arithmetic.
, <u>I</u> (CR)	< Display Target memory map.

$\underline{I} \underline{s, f(CR)}$	<	Initialize Target memory map.
$L \underline{s,f,d(CR)}$	<	Locate all d in s through f.
$M \underline{a(CR)}$	<	Examine/Modify Target memory.
$M \underline{s,f(CR)}$	<	Tabulate or list Target memory.
, <u>M</u> <u>s,x,a(CR)</u>	<	Select Disassembly mode.
, <u>0 (</u> CR)	<	Clear relative Offset.
, <u>0</u> <u>a(</u> CR)	<	Set relative Offset.
$P \underline{a(CR)}$	<	Examine/Modify Port a.
$P_{\underline{s,f(CR)}}$	<	Tabulate Ports s through f.
, <u>Q</u> (CR)	<	Quit.
, <u>R</u> (CR)	<	Display registers.
, <u>R n(</u> CR)	<	Specify number of registers.
$\underline{R} \underline{n}_{H}(CR)$	<	Specify heading option.
<u>,s (</u> CR)	<	Continue single-Step.
$S \underline{a(CR)}$	<	Begin single-Step.
$S_{a,n(CR)}$	<	Begin multi-Step.
, <u>S</u> a,n,m(CR)	<	Change display mode.
, <u>T</u> (CR)	<	Trace History.

< Trace History.

< Specify number of lines printed.

< Specify Offset from breakpoint.

< Specify print Format.

< Verify file.

< Disable Write to alternate LUN.

< Enable Write to alternate LUN.

< Initialize Target, clear breakpoints, (recovery for ERRORS 61, 62, 63)

,<u>%</u> <u>s,f(</u>CR)

<u>, T n(CR)</u>

<u>,W (CR)</u>

,W n(CR)

, Z (CR)

 $T_{n,o(CR)}$,T n,o,f(CR)

,V [file](CR)

,<u>%</u> s,f,o(CR)

< Specify options.

< Target memory test.

3.2 PREPARATION

Target programs may be created, edited, assembled and linked using the MOSTEK disk-based development system and then loaded into Target memory and immediately tested. Loading a Target program at initialization is optional since it may be desired to debug a short program which is entered using the M command. When powering up the System, the diskettes should NOT be installed. The development system should be powered up first, then the Target system. After all power is on the system is booted up as normal. When powering down the reverse sequence should be taken.

3.3 INITIALIZATION

After the system is powered up and FLP-80DOS is operating AIMZ80.BIN may be loaded and executed using the implied run command. An optional File name may also be entered to automatically load the Target program. The format for initializing AIMZ80 follows.

\$AIMZ8Ø [file name](CR)
AIMZ8Ø VERSION 1.Ø

The AIMZ80 program will be loaded and executed and the sign on message and prompt character will be printed. If the file AIMZ80.MAP exists then it also will be loaded to specify the system configuration and if a Target program is specified it will be loaded into Target memory space.

3.4 ERRORS

If an error is encountered during initialization, an error message will be printed noting the error, and the command mode will be entered as normal. Error messages may also be printed during operation if the system fails to function as expected, or if the operator attempts an operation which is not allowed or does not make sense. Table 1 summarizes the possible error messages and explains the probable cause.

TABLE 3.1 ERRORS

*** ERROR 60 INVALID SYNTAX

This message is generated if the wrong number or type of operands for a command are entered.

*** ERROR 61 TARGET NOT FUNCTIONAL

This message is generated when the system is first initialized if a write to the interface RAM does not function properly. This may be caused by the lack of Target clock or power.

*** ERROR 62 TARGET DOES NOT RESPOND

This message is generated when the system is first initialized if the Target Z8Ø CPU does not begin execution in the interface RAM properly. This may be caused if the signals RESET, BUSRQ, or WAIT are active during initializa tion.

*** ERROR 63 TARGET HANDSHAKE TIMEOUT

This message is generated if a Target access is attempted when the Target Z80 CPU is not executing in the interface RAM properly. This may be caused if the signals BUSRQ or WAIT are active during the access.

*** ERROR 64 INVALID MNEMONIC

This message is generated if the user enters a mnemonic which is not recognized by the system. TABLE 3.2 lists the valid mnemonics.

*** ERROR 65 OPERATION NOT ALLOWED WHEN EXECUTING

3-4

This message is generated if the user attempts a Target access when the Target program is being executed. To terminate execution enter ESCAPE, then attempt the access.

*** ERROR 66 MAXIMUM BREAKPOINTS EXCEEDED

This message is generated if the user attempts to set more than eight software breakpoints.

*** ERROR 67 TARGET MEMORY FAILURE

This message is generated by the F command if the data fails to be filled properly in RAM. The fill will be completed even though errors may occur.

*** ERROR 68 INVALID OPCODE

This message is generated if an attempt is made to disassemble an undocumented Z80 instruction.

*** ERROR 69 INVALID OPERAND

This message is generated if an attempt is made to disassemble a $Z8\emptyset$ instruction with an invalid operand.

*** ERROR 6A INVALID COMMAND TERMINATOR

This message is generated if an attempt is made to terminate a command with an invalid character.

*** ERROR 6B DATA ENTERED EXCEEDS FOUR BYTES

This message is generated if an attempt is made to enter more than four bytes at time when entering code using the disassembly mode of the M command.

*** ERROR 6C DISK I/O ERROR

This message is generated if a disk unit or I/O device is not ready or fails to function when an output is attempted to an alternate output device using the W command.

*** ERROR 6D TARGET MEMORY COMPARE

This message is generated when using the V command if the file does not compare with the contents of memory. The address, memory data and file data which failed are printed after this message.

*** ERROR 6E TOO MANY BACK STEPS

This message is generated when using the M command in the disassembly mode if an attempt is made to backup more than sixteen instructions.

3.5 COMMAND FORMAT

The general command format for all AIMZ80 commands is:

$, \underline{x} \underline{a}, \underline{b}, \underline{c}(CR)$

Where x is the single character specifing the command. The System echos the command character followed by a space. Up to three operands may then be entered followed by a Carriage Return. The operands may be either address or data values depending on the command and may be entered in one of several formats described in the following paragraphs.

3.6 HEXADECIMAL NUMBERS

Address or data operands which are hexadecimal numbers may be entered as hexadecimal digits. Leading zeros are ignored, and if more than four digits are entered for addresses or two digits for data, then only the right most four or two digits are accepted. Hexadecimal numbers should NOT be terminated with an upper case H.

3.7 ASCII LITERAL

Operands may be entered as ASCII literals by preceeding the character with the character L. The eight bit binary code for the ASCII character will then be used as the value of the operand.

3.8 MNEMONICS

Operands may be entered as one or two character mnemonics if preceeded by the character ":". The value of the mnemonic is looked up in the resident mnemonic table. If the mnemonic is not found, an error message is generated. Mnemonics specify register values instead of memory locations. Table 3.2 lists the mnemonics recognized by AIMZ80.

TABLE 3.2 AIM-Z80 MNEMONICS

:PC	Program Counter
:A	Accumulator
:F	Flags
1:	Interrupt Vector Register (upper 8 bits)
:IF	Interrupt flip s flop
: B	B register
:C	C register
:D	D register
:E	E register
:Н	H register
:L	L register
:A'	A' register
:F'	F' register
:B'	B' register
:C'	C' register
:D'	D' register
:E'	E' register
:H'	H' register
:L'	L' register
:IX	IX register
:IY	IY register
:SP	Stack pointer
:TS	T 🖶 State length in nanoseconds

3.9 RELATIVE ADDRESS

Operands may be entered as a relative address if the character R preceeds the hexadecimal operand. The relative offset (specified by the O command) is added to the value entered to generate the absolute address.

3.10 IMPLIED MEMORY ADDRESS POINTER

The current value of the memory address pointer may be specified for the operand by using the character "\$". This is useful when making calculations of parameters relative to the address in memory.

3.11 ADDED OR SUBTRACTED NUMBERS

Hexadecimal arithmetic operations may be performed in line as operands are entered. This is very useful for adding offsets and if used with the implied memory address pointer, for computing relative branch addresses.

3.12 EQUAL SIGN

When performing hexadecimal arithmetic, the current value of the operand may be displayed by entering "=".

3.13 SPECIAL KEYS

For some commands special keys allow extended flexibility. The function of these special keys are given in TABLE 3.3.

KEY	FUNCTION
PERIOD (.)	Abort command and return to the command mode with the operand not updated.
SPACE BAR (SP)	Suspend printout if printing or continue printout if printout is suspended.
SLASH(/)	Abort command and return to the command mode with the operand updated.
UPCARET (UP)	Backup to previous address or option or display updated address or option.
CARRIAGE RETURN (CR)	Advance to next address or option or return to command mode.

TABLE 3.3 SPECIAL KEYS

3.14 B-BREAKPOINT COMMAND

FORMATS:

, <u>B</u> (CR)	< Tabulate breakpoints	(1)
<u>, B</u> <u>a (</u> CR)	< Set software breakpoint	(2)
, <u>B</u> <u>a,H(</u> CR)	< Set hardware breakpoint	(3)
<u>, B</u> <u>a, C (</u> CR)	< Clear breakpoint	(4)
, <u>B</u> <u>C,A(</u> CR)	< Clear All breakpoints	(5)
<u>, B</u> <u>H, O (</u> CR)	< Specify History Options	(6)
, <u>B</u> t,u,T(CR)	< Set timeout breakpoint	(7)
,B x,C,T(CR)	< Clear timeout breakpoint	(8)

3.15 DESCRIPTION, B COMMAND

Format (1) of the B command is used to tabulate the hardware, software, and timer breakpoints. There are no operands associated with this format and it may be used at any time.

Format (2) is used to Set a software breakpoint. Up to eight software breakpoints may be set. The address of the breakpoint is stored in a table but the breakpoint code (5BH) is not inserted into Target memory until the E-EXECUTE command is entered. Hardware on the Control module detects the breakpoint code and forces the breakpoint to occur. Breakpoint codes are removed from Target memory when any type breakpoint occurs, but remain in the breakpoint table until the user clears them. If an attempt is made to set more than eight software breakpoints, then an error message is printed. Software breakpoint is set at an address which is not the first byte of an instruction, it will not be recognized and the instruction will be executed incorrectly. Format (3) is used to set a hardware breakpoint. Only one hardware breakpoint is allowed and when a new hardware breakpoint is set the previous hardware breakpoint is cleared. The hardware breakpoint does not replace any of the users code and is functional in ROM as well as RAM. The hardware breakpoint may be set anywhere in memory (program or data) and will be recognized. If the hardware breakpoint is set on subsequent bytes of an instruction, one additional instruction may be executed after the breakpoint.

Format (4) is used to clear a breakpoint at a specific address. Both hardware and software breakpoints (if any) are cleared. If no breakpoint is set at the specified address, the command has no effect.

Format (5) is used to clear all breakpoints (hardware, software, or timer, if any). If no breakpoints are set then the command has no effect.

Format (6) is used to specify the History or hardware breakpoint options. When this format is entered, a prompt sequence is started which allows the user to examine and/or update the following six options:

1. The first option allows the user to examine/update the twenty-four bit trigger word. The user may specify either 1 (high), Ø (low) or X (don't care) for each bit of the trigger word. The character (SP) will advance to the next bit of the trigger word while (BS) will backup to the previous bit. The left most eight bits of the trigger word (PA7-PAØ) corresponds to the A PROBES on the Buffer module. The probes are color coded to standard resistor color codes (Ø-black, 1-brown, 2-red, 3-orange, 4-yellow, 5-green, 6-blue, 7-violet, 8-grey). The right most sixteen bits of the trigger word (A15-AØ) corresponds to the Target Z8Ø address bus.

3-12

2. The second option is the trigger strobe. The trigger strobe may be updated by entering one of the following numbers corresponding to the desired trigger strobe. The leading or trailing edge of the trigger strobe signal may be selected by entering a comma followed by a second digit corresponding to the desired edge. If no edge is specified the leading edge is selected.

- Ø MEMORY READ
- 1 MEMORY WRITE
- 2 MEMORY READ OR WRITE
- 3 PORT READ
- 4 PORT WRITE
- 5 PORT READ OR WRITE
- 6 INTERUPT ACKNOWLEDGE
- 7 PROBE A8
- x,8 LEADING EDGE OF ABOVE SIGNAL
- x,9 TRAILING EDGE OF ABOVE SIGNAL

3. The third option is the EVENT COUNT. The EVENT COUNT may be specified by entering a Hexadecinal number (up to four digits if strapped for sixteen bits or two digits if strapped for eight bits). The EVENT COUNT is the number of occurances of the trigger word which must occur before the breakpoint sequence is initiated. The EVENT COUNT is initialized to "1" when the AIMZ80 is loaded.

4. The forth option is the DELAY COUNT. The DELAY COUNT may be specified by entering a Hexadecimal number up to three digits for the ten bit counter. The DELAY COUNT is the number of history clock cycles the system is allowed to execute after the EVENT COUNT is satisfied and before the hardware breakpoint actually occurs. 5. The fifth option allows the user to specify the History clock source. To update the history clock source one or more of the following digits corresponding to the desired history clock may be entered. If more than one digit is entered, the signals are "ORed" together. Spaces or commas between the digits are optional.

- Ø MEMORY READS
- 1 MEMORY WRITES
- 2 MEMORY REFRESHES
- 3 PORT READS
- 4 PORT WRITES
- 5 POSITIVE EDGE OF PROBE A8
- 6 NEGATIVE EDGE OF PROBE A8

6. The sixth option allows the user to specify the History clock enable signal. To update the History clock enable, one of the following numbers corresponding to the desired history clock enable signal is entered. An optional second number may be entered to further qualify the History clock depending on the state of probe B8 during the previous cycle.

Ø - ALL CYCLES, DMA AND CPU
1 - DMA CYCLES ONLY
2 - CPU CYCLES ONLY
3 - ONLY IF PROBE A7 IS LOW
4 - ONLY IF PROBE A7 IS HIGH
6 - ONLY IS THE TRIGGER WORD MATCHES

x,8 - THE ABOVE ONLY IF PROBE B8 WAS LOW x,9 - THE ABOVE ONLY IS PROBE B8 WAS HIGH MULTIPLIER

SECOND OPERAND "u"

t states	Т
microseconds	U
10 microseconds	1ØU
100 microseconds	1ØØU
miliseconds	М
10 miliseconds	lØM
100 miliseconds	100m
seconds	S
10 seconds	1ØS
100 seconds	1ØØS

Before using the timer, set the t-state value to the proper value for your system (see example below).

Format (8) is used to clear the timer breakpoint if any. The first operand (x) is ignored and the remaining operands must be entered exactly as shown.

3.16 EXAMPLES, B COMMAND

1

\$AIMZ80 TEST (CR)	< load AIM-Z80AE and "TEST" programs
AIM-Z8ØAE VERSION 1.0	
<u>, B 4(</u> CR)	< set software breakpoint
$E \underline{\emptyset}(CR)$	< execute target program

SWBP ENCOUNTERED 15 USEC AF I IF BC DE HL DISASSEMBLY IX IY SP PC ØØØ4 Ø2Ø1 ØØ41 FFFF FFFF Ø2ØØ CPL BFFF FFFF Ø1FØ 🛓 ,B (CR) < list breakpoints SW BREAKPOINTS: ØØØ4 NO HW BREAKPOINT NO TIMER BREAKPOINT $\underline{B} \quad \emptyset_{\underline{H}}(\underline{CR})$ < set hardware breakpoint at Ø < clear breakpoint at 4 ,B 4,C(CR) ,<u>B</u> (CR) < list breakpoints NO SW BREAKPOINTS HW BREAKPOINT: ØØØØ NO TIMER BREAKPOINT < update history options ,B H,O(CR) PA7----PAØ A15------AØ TRIGGER WORD IS: XXXX XXXX ØØØØ ØØØØ ØØØØ ØØØØ (CR) < no change UPDATE: XXXX XXXX ØØØØ ØØØØ ØØØØ ØØØØ TRIGGER STROBE IS (MRD, LE) ; TO CHANGE SELECT ONE: $MRD(\emptyset)$ MWR(1) MREQ(2) IORD(3) IOWR(4) IORQ(5) INTA(6) PA8(7) [, LE(8), TE(9)] \rightarrow (CR) EVENT COUNT IS: $\emptyset \emptyset \emptyset 2 \longrightarrow 2(CR)$ DELAY COUNT IS: $\emptyset \emptyset 4 \longrightarrow$ (CR) HISTORY CLOCK IS (MRD MWR IORD IOWR); TO CHANGE SELECT ANY: $MRD(\emptyset)$ MWR(1) MRF(2)IORD(3) IOWR(4) PA8+(5) PA8-(6) -->(CR)

3-16

HISTORY CLOCK ENABLE IS (ALL) CYCLES ; TO CHANGE SELECT ONE: $ALL(\emptyset)$ DMA(1) CPU(2) PA7L(3) PA7H(4) TWORD(6) [, PB8L(8), PB8H(9)] --> (CR) E Ø(CR) < execute target program</pre> HWBP ENCOUNTERED 62 USEC PC AF I IF BC DE HL DISASSEMBLY IX IY SP ØØØ5 FD3B ØØ41 FFFF FFFF Ø2ØØ INC A BFFF FFFF Ø1FØ . < clear all breakpoints ,BC,A(CR) ,B 10,M,T(CR) < set 10 millisecond timer breakpoint < list breakpoints ,B (CR) NO SW BREAKPOINT NO HW BREAKPOINT TIMER BREAKPOINT: 9,963 USEC < note slight round-off and conversion error E Ø(CR) < execute target program</pre> , TIMER BREAK ENCOUNTERED 9,964 USEC PC AF I IF BC DE HL DISASSEMBLY IX IY SP ØØØ8 ØØ93 ØØ41 FFFF FFFF Ø2ØØ JR -ØAH BFFF FFFF Ø1FØ. ,M :TS(CR) < change t-state value :TS 1000 250(UP) :TS 250 . EØ(CR) < execute again TIMER BREAK ENCOUNTERED 2,491 USEC < note different time value PC AF I IF BC DE HL DISASSEMBLY IX IY SP ØØØ8 ØØ93 ØØ41 FFFF FFFF Ø2ØØ JR -ØAH BFFF FFFF Ø1FØ. ,M :TS(CR) < restore old value :TS 250 1000(UP) :TS 1000 . ,B C,A(CR) 1

3–17

3.17 C-COPY COMMAND

FORMAT:

 $C_{s,f,d(CR)}$

3.18 DESCRIPTION, C COMMAND

The COPY command is used to move a block of data (or code) from start address "s" through finish address "f" to destination address "d". The destination address can be in the range "s" through "f" (i.e. blocks may be moved a few bytes forward or backward if desired). When copying code, care should be taken to copy complete instructions on both ends, and the displacement should be corrected for relative branch instructions within the block which branch outside the block.

3.19 EXAMPLE, C COMMAND

,

FORMAT:

,D s,f(CR)

3.21 DESCRIPTION, D COMMAND

The DUMP command is used to save the block of Target memory starting at "s" through "f" on floppy diskette in a binary file. When the (CR) is received, the System will prompt the user to enter the desired file name. The System will then check if the file exists and and if the user specifies will erase the file and create a new file.

If a file name has been previously specified with the D, G, or V commands or when initially loading AIMZ80, that file name has been retained. When a file name is requested, type only (CR) and the old file name will be used.

3.22 EXAMPLE, D COMMAND

,

< dump address Ø thru ØFH</pre> , D \emptyset , F (CR)

ENTER TARGET PROGRAM FILE NAME OR (CR) --> DK1:TEST(CR) DKØ:TEST .BIN[1], ALREADY EXISTS ERASE? Y(CR) < "TEST" should have already been on the disk DO YOU WISH TO DUMP THE MAP FILE? (Y OR N) --> Y (CR) ENTER MAP FILE NAME OR (CR) \rightarrow (CR) < use default name, which this time is "TEST" DKØ:TEST .MAP[1], ALREADY EXISTS ERASE? Y(CR) < the machine does the rest

3.23 E-EXECUTE COMMAND

FORMAT:

$E \underline{s(CR)}$	< Begin execution at s	(1)
, <u>E</u> (CR)	< Continue execution	(2)
$\underline{E} \underline{s,f(CR)}$	< Execute, breakpoint set at f	(3)

3.24 DESCRIPTION, E COMMAND

The E command is used to initiate real time execution of the Target Z80 CPU at the desired address. Before real time execution begins, all of the Z80 CPU registers are loaded from the register save area in system RAM and breakpoint codes are inserted in Target memory at the addresses where breakpoints are set. If an attempt is made to begin or continue execution at an address which has a breakpoint set, that instruction will be executed with the breakpoint codes not inserted, then the breakpoints will be inserted and real time execution started.

Format (1) is used to initiate execution at address "s".

Format (2) is used to continue execution from the last breakpoint or single step (i.e. the address in :PC is used).

Format (3) is used to automatically set a software breakpoint at the address specified by "f". If there are already eight breakpoints set, an error message will be printed.

3.25 EXAMPLES, E COMMAND

1

< Set hardware breakpoint at 2H. ,<u>B</u> 2,H(CR) , $E \emptyset$ (CR) < Begin execution at ØH. , HWBP ENCOUNTERED 70 USEC PC AF I IF BC DE HL DISASSEMBLY IX IY SP 0007 FFA9 0041 FFFF FFFF 0200 CPL BFFF FFFF \emptyset 1FØ $_$,<u>E (CR)</u> < continue execution , HWBP ENCOUNTERED 156 USEC PC AF I IF BC DE HL DISASSEMBLY IX IY SP BFFF FFFF Ø1FØ . ØØØ7 FFA9 ØØ41 FFFF FFFF Ø2ØØ CPL 1 B C A(CR)

3-21

3.26 ESCAPE-EXECUTION ESCAPE COMMAND

FORMAT:

, (ESC)

3.27 DESCRIPTION, ESCAPE COMMAND

The ESCAPE command is used to terminate real time execution and may be used any time a Target program is being executed. The ESCAPE command forces a breakpoint to occur wherever the Target Z80 CPU may be executing. If the Target Z80 CPU is halted, the breakpoint will not occur until an interrupt occurs. All registers and status is saved and printed so that real time execution may be resumed.

3.28 EXAMPLE, ESCAPE COMMAND

	, $\underline{B} \not{0}$ (CR) < Begin execution at \emptyset H.												
, <u>(</u> ESC) < (ESC) entered.													
	, 2,5	607 , 29	98 1	USE	C								
	PC	AF	I	IF	BC	DE	HL	DISASSEMB	LY	IX	IY	SP	
	ØØØ3	Ø1Ø1	ØØ	41	FFFF	FFFF	Ø2ØØ	CPL		BFFF	FFFF	ØlfØ	•
	,												

FORMAT:

 $F_{s,f,d(CR)}$

3.30 DESCRIPTION, F COMMAND

The F command is used to fill the block of Target memory "s" through "f" with the data "d". Each location is checked to verify the operation and if any location fails to fill, an error message is printed. The complete fill is attempted even if some locations may fail.

3.31 EXAMPLES, F COMMAND

,

3.32 G-GET COMMAND

FORMAT:

,G [file](CR)

3.33 DESCRIPTION, G COMMAND

The G command is used to load a binary file into Target RAM. For long files (greater than 16k) there may be some delay in loading the file. The G command may be used any time the Target system is not executing the Target program.

If a file name has been previously specified with the D, G, or V commands, or when initially loading AIMZ80, then that file name has been retained. When a file name is requested, type only (CR) and the old file name will be used.

3.34 EXAMPLES, G COMMAND

F \emptyset , F, AA (CR)< destroy old program by overwriting</th>M \emptyset , F (CR)< look at it</td> $\emptyset Ø Ø Ø$ AA AA AAAA AA AABABABABABABABAAAAABABABABABABAB<

1

3.35 H-HEXADECIMAL ARITHMETIC

FORMAT:

, <u>H</u> $a+b-c+\ldots+y-z=x(CR)$

3.36 DESCRIPTION, H COMMAND

The H command is used to perform hexadecimal arithmetic operations Signed addition and subtraction may be performed on any number of hexadecimal numbers. To display the answer x, the character '=' is entered. When (CR) is entered, the command mode is again entered.

3.37 EXAMPLES, H COMMAND

1

<u>H</u> <u>Ø1ØØ+Ø9ØØ=</u>ØAØØ(CR)
 <u>H</u> 1ØØ+9ØØ-8ØØ=Ø2ØØ(CR)

3.38 I-INITIALIZE MEMORY MAP COMMAND

FORMAT:

, <u>I</u> (CR)	< Display memory map	(1)
, <u>I</u> <u>s,f(</u> CR)	< Update memory map	(2)

3.39 DESCRIPTION, I COMMAND

The I command is used to initialize or display the configuration of the Target memory map. Each 256 byte block of Target memory space may be designated as Target memory, Emulation RAM, or Non existant. Each block may also be optionally designated as write protected. If an access is attempted to non existant memory or a write is attempted to write protected memory, a breakpoint will automatically be generated.

Format (1) is used to display the current memory map. This map is displayed as a table of 16 lines with 16 entries in each line with the starting address of the first entry at the start of each line. Each entry corresponds to one 256 byte block of Target memory space. There are five possible types of entry designated as follows.

- . Non existant, access generates a breakpoint.
- T Target memory is used (if it exists).
- TP Target memory is used, write generates a breakpoint.
- S Emulation RAM is used.
- SP Emulation RAM is used, write generates a breakpoint.

Format (2) is used to update the memory map for the address space starting at "s" through "f". When (CR) is entered with two operands, the user will be prompted to enter either "Y" (for Yes) or "N" (for No) for up to three of the following questions.

IS THIS BLOCK SYSTEM MEMORY? (Y/N) -->_

IS THIS BLOCK TARGET MEMORY? (Y/N) -->_

ARE WRITES ALLOWED? $(Y/N) \longrightarrow$

3.40 EXAMPLES, I COMMAND.

,I (CR) < display target memory map

S = SYSTEM MEMORY T = TARGET MEMORY P = WRITES PROTECTED

ØØØØ	S	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
1000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
2000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
3000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
4000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
5000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
6000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
7000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
8000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
9000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
AØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
CØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
DØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
EØØØ	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP
føøø	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	т
,I Ø,	FFF	(CR))													

IS THIS BLOCK SYSTEM MEMORY? (Y/N) -->Y ARE WRITES ALLOWED? (Y/N) -->Y ,I 1000,1FFF(CR)

IS THIS BLOCK SYSTEM MEMORY? Y/N) -->N IS THIS BLOCK TARGET MEMORY? (Y/N) -->Y ARE WRITES ALLOWED? (Y/N) -->N IS THIS BLOCK SYSTEM MEMORY? $(Y/N) \longrightarrow N$ IS THIS BLOCK TARGET MEMORY? $(Y/N) \longrightarrow N$, <u>I</u> (CR)

S = SYSTEM MEMORY T = TARGET MEMORY P = WRITES PROTECTED

øøøø	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
1000	TP	TP	TP	TP	TP	'TP	TP	TP	TP	TP	TP	TP	ΤP	TP	TP	ΤP
2000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
3000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
4000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
5000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
6000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
7000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
8000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
9000	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
AØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
CØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
DØØØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
EØØØ	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP
føøø	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	SP	Т

,

FORMAT:

, L s, f, d(CR)

3.42 DESCRIPTION, L COMMAND

The L command is used to locate all occurances of data byte "d" in Target memory starting at address "s" through "f".

3.43 EXAMPLES, L COMMAND

,G (CR) < load program ,M Ø,F(CR) < look at it 0000 3E 00 3C 3C 2F 3C 3C 2F 18 F6 00 00 00 00 00 00 ,L Ø,F,3C(CR) < locate all 03CH 0002 3C 0003 3C 0005 3C 0006 3C , 3–3Ø

3.44 M-MODIFY COMMAND

FORMAT:

, <u>M</u> <u>a(</u> CR)	< Examine/Modify Target memor	Y (1)
$\underline{M} \underline{s,f(CR)}$	< Tabulate Target memory	(2)
, <u>M</u> <u>s,x,a(</u> CR)	< Disassemble Target memory	(3)

3.45 DESCRIPTION, M COMMAND.

Format (1) of the M command is used to examine or modify Target memory starting at address "a". When this format is entered, the address "a" is printed followed by the contents of address "a" and then (SP). The user may optionally update memory by entering the desired hexadecimal value. He may also optionally specify another address to be displayed by entering a comma and the address in addition to the update data. To perform the next M command operation (if any) one of the special keys (.), (/), (UP), or (CR) must then be entered. The function of the special key depends if memory is updated as follows.

SPECIAL KEY	UPDATE ENTERED	NO UPDATE
(.)	Return to AIM monitor not updated.	Return to AIM monitor.
(/)	Return to AIM monitor updated.	Return to AIM monitor.
(UP)	Redisplay address a.	Display address a-1.
(CR)	Display address a+1.	Display address a+1.

If "a" is a register nmenonic, this format is used to examine and/or update the register. Operation is exactly the same in other respects when examining or modifing registers as when examining or modifing memory. Table 3-3 is a complete list of the nmenonics which are recognized. Format (2) of the M command is used to Tabulate Target memory addresses "s" through "f". Target memory is tabulated with sixteen bytes per line with the address of the first byte of each line at the start of each line. The printout may be suspended by entering (SP) and may be continued by entering (SP) again. When the printout is complete, the monitor mode is reentered. This format may also be used to tabulate the Z80 registers by using nmenonics for "s" and "f".

Format (3) is used to display Target memory and to switch between the tabulate and disassembly modes. If operand 3 is 'D' the disassembly mode is selected, otherwise the tabulate mode is selected. The disassembly mode remains selected until format 3 is used with operand 3 not "D". The mode remains selected when other formats are used.

When the disassembly mode is used, the address is printed followed by the opcode and operands in Hexadecimal, followed by the disassembled opcode. The user may then optionally enter up to four Hexadecimal bytes (delimited by commas) to update the code desired at this address. Next one of the following special keys must be entered. The function of the special key depends upon whether or not update data has been entered:

SPECIAL KEY	UPDATE ENTERED	NO UPDATE
(.)	Return to monitor without updating.	Return to monitor.
(SP)	Update, begin printing.	Begin printing.
(/)	Update, Return to monitor.	Return to monitor.
(UP)	Update, disassemble current instruction.	Disassemble previous instruction.
(CR)	Update, disassemble current instruction.	Disassemble next instruction.

Note that if (UP) is entered with no update, backing up is allowed only for sixteen instructions or to the start address whichever is less. Entering any other key will result in an error message.

ØØØ3 3C(CR) ØØØ4 2F(CR) ØØØ5 3C(CR) ØØØ6 3C(CR) ØØØ7 2F(CR) ØØØ8 18(CR) ØØØ9 F6(CR) < change this one and confirm with (UP)</pre> ØØØA ØØ AA(UP) ØØØA AA(UP) ØØØ9 F6(UP) < back up 0008 18 . < tabulate a whole line ,M Ø,F(CR) ØØØØ 3E ØØ 3C 3C 2F 3C 3C 2F 18 F6 ØØ ØØ ØØ ØØ ØØ < disassemble ,MØ,F,D(CR) ØØØØ 3EØØ LD A,Ø (CR) ØØØ2 3C INC A (CR) (CR) ØØØ3 3C INC A ØØØ4 2F CPL • < disassembly mode still set ,M 5(CR) ØØØ5 3C INC A (CR) ØØØ6 3C INC A (CR) ØØØ7 2F CPL (CR) C3,00,00 (UP) < update this one and ØØØ8 18F6 JR -ØAH confirm ØØØ8 C3ØØØØ JP ØØØØH • < turn off disassembly ,M Ø,F,Ø(CR) 0000 3E 00 3C 3C 2F 3C 3C 2F C3 00 00 00 00 00 00 00 ,M 8 (CR) ØØØ8 C3 18(CR) < restore relative jump 0009 00 0-\$=FFF6(UP) < compute displacement = destination-\$ ØØØ9 F6 <u>.</u> ;

< examine memory starting at Ø

3.46 EXAMPLE, M COMMAND

ØØØØ 3E<u>(</u>CR) ØØØ1 ØØ<u>(</u>CR) ØØØ2 3C(CR)

,MØ(CR)

3.47 O-SET OFFSET COMMAND

FORMAT:

$O \underline{a(CR)}$	< Set relative Offset	(1)
, <u>o (</u> CR)	< Clear relative Offset	(2)

3.48 DESCRIPTION, O COMMAND

Format (1) is used to set the relative offset a. Once the relative offset has been set, the relative address (absolute address + offset) will be printed in addition to the absolute address. Also when entering operands which are addresses, the relative address may be specified with the prefix R. If no offset is set, then the Printing of Relative addresses is disabled.

Format (2) is used to clear the relative offset.

3.49 EXAMPLE, O COMMAND

, <u>O</u> <u>100(</u> CR)	< Set relative offset	to 100H.
, <u>R (</u> CR)	< Display registers	
PC PC AF I IF BC DE	HL DISASSEMBLY	IX IY SP
'FFØ3 ØØØ3 Ø1Ø1 ØØ41 FFFF FFFF	Ø200 INC A	BFFF FFFF Ø1FØ
, <u>o (</u> CR)	< Disable relative off	set.
, <u>R</u> (CR)	< Display registers.	
PC AF I IF BC DE HL	DISASSEMBLY IX	IY SP
0003 0101 0041 FFFF FFFF 0200	INC A BFFF F	FFF Ølfø
,		

3.50 P-PORT COMMAND

FORMAT:

$P \underline{a(CR)}$	< Examine or modify Port.	(1)
$P \underline{s,f(CR)}$	< Tabulate ports.	(2)

3.51 DESCRIPTION, P COMMAND

Format (1) is used to examine or modify port "a". When this format is entered, the port address is displayed followed by space and the value read from the port. The user may optionally enter a hexadecimal number to be output to the port. Another port may also be examined by entering a comma and the address in addition to the update data. To perform the next P command operation, one of the special keys (.), (/), (UP) or (CR) must be entered. The function of the special key depends if output data had been entered as follows.

SPECIAL KEY	OUTPUT DATA ENTERED	NO OUTPUT DATA
(.)	Return to AIM monitor.	Return AIM monitor.
(/)	Output data, return to AIM monitor.	Return to AIM monitor.
(UP)	Output data, Display current port.	Display previous port.
(CR)	Output data, Display next port.	Display next port.

Format (2) is used to tabulate ports "s" through "f". Sixteen ports

are tabulated per line with the address of the first port at the start of each line.

3.52 EXAMPLES, P COMMAND.

.

3.53 Q-QUIT COMMAND

FORMAT:

,Q (CR) <

3.54 DESCRIPTION, Q COMMAND

The Quit command is used to exit AIMZ80 and return to the system monitor, closing any open files.

3.55 EXAMPLE, Q COMMAND

- ,<u>Q</u> (CR) < Quit \$
- 3.56 R-DISPLAY REGISTERS COMMAND

FORMAT:

, <u>R</u> (CR)	< Display registers	(1)
, <u>R n(</u> CR)	< Specify number	(2)
,R n,h(CR)	< Specify optional heading	(3)

3.57 DESCRIPTION, R COMMAND

The R command (any format) is used to display the Z80 CPU register values which are updated and displayed any time a breakpoint is encountered or when single/multi-stepping.

Format (1) will cause the Z80 registers to be printed with the optional heading. The number of registers printed and the heading is specified by formats (2) and (3).

Format (2) is used to specify the number of register pairs to be printed and is a hexadecimal number between \emptyset and \emptyset DH. Once the number of register pairs is specified it remains until changed with the R command.

Format (3) is used to specify whether the heading will also be printed. If operand "h" is "H" then the heading will be printed. Otherwise, the heading will not be printed. Once the heading option is specified it remains set until changed by the R command.

The number of registers printed and the heading option apply to the register printout which occurs after a breakpoint or when single stepping as well as when the R command is used.

3.58 EXAMPLES, R COMMAND

PC

1

AF I IF BC

ØØØ2 ØØØ1 ØØ41 FFFF FFFF Ø2ØØ

,R (CR) < display registers PC AF I IF BC DE HL DISASSEMBLY IX IY SP 0003 0101 0041 FFFF FFFF 0200 INC A BFFF FFFF Ø1FØ < turn off disassembly ,S Ø,1,ND(CR)

PC AF I IF BC DE HL A'F' B'C' D'E' H'L' TΧ IΥ SP ØØØØ Ø1Ø1 ØØ41 FFFF FFFF Ø2ØØ ØØ4Ø Ø1Ø1 FFFF 3ØFF BFFF FFFF Ø1FØ 7 USEC ØØØ2 ØØØ1 ØØ41 FFFF FFFF Ø2ØØ ØØ4Ø Ø1Ø1 FFFF 3ØFF BFFF FFFF Ø1FØ • ,R(CR) < display all registers

PC AF I IF BC DE HL A'F' B'C' D'E' H'L' IX IY SP ØØØ2 ØØØ1 ØØ41 FFFF FFFF Ø2ØØ ØØ4Ø Ø1Ø1 FFFF 3ØFF BFFF FFFF Ø1FØ

,R 6,Ø(CR) < turn off heading

HL

0002 0001 0041 FFFF FFFF 0200 ,R 6,H(CR) < turn on heading

DE

FORMAT:

, <u>S a(</u> CR)	< Begin single-step	(1)
, <u>s</u> (CR)	< Continue single-step	(2)
$S_{a,n(CR)}$	< Begin multi-step	(3)
,S a,n,m(CR)	< Change display mode	(4)

3.60 DESCRIPTION, S COMMAND

The S command is used to single-step execute instructions in Target memory.

Format (1) is used to begin single-step execution at address "s". When (CR) is entered, the instruction at address "s" is executed and the Z8Ø CPU registers are printed and the system waits in the single-step mode for one of the following special keys to be entered.

SPECIAL KEY FUNCTION

- (.) Terminate S command, return to monitor
- (SP) Begin multi-step if suspended, suspend multi-step if stepping.
- (CR) Single Step next instruction.

Format (2) is used to continue single-step execution. This format is the same as format (1) except the begin address is taken from the Program Counter save area register (:PC).

Format (3) is used to begin multi-step execution. The first operand "a" is the begin address and the second operand "n" is the number of instructions to execute up to ØFFH.

Note that the next instruction to be executed will also be displayed.

Format (4) is used to change the display mode for single-step operation. The system powers up in the disassembly. If the third operand "m" is "D" the disassembly mode is specified, otherwise the register mode is specified. Once a particular mode is specified, the mode is used until changed by the user. When the disassembly mode is used, instead of printing the Z80 registers each step, the Program Counter and Accumulator/Flags (before execution), the instruction opcode disassembled, and the Program Counter and Accumulator/Flags (after execution of the instruction) is printed for each step.

Interrupts (maskable or non-maskable) can occur during single-step execution. When an interrupt occurs, the program will begin single-step execution in the interrupt handling routine. WAIT states and DMA operations can also occur during single step execution. These occur at full speed and are transparent to the user.

3.61 EXAMPLES, S COMMAND

1

,S \emptyset (CR) < step from address \emptyset

IX PC AF I IF BC DE HL DISASSEMBLY IY SP ØØØØ FFA8 ØØ4Ø Ø1Ø1 FFFF Ø2ØØ BFFF FFFF Ø1FØ 7 USEC LD A,Ø 0002 00A8 0040 0101 FFFF 0200 INC Α BFFF FFFF Ø1FØ 11 USEC(CR) ØØØ3 Ø1ØØ ØØ4Ø Ø1Ø1 FFFF Ø2ØØ INC Α BFFF FFFF Ø1FØ 15 USEC (CR) ØØØ4 Ø2ØØ ØØ4Ø Ø1Ø1 FFFF Ø2ØØ CPL BFFF FFFF Ø1FØ • ,S (CR) < resume stepping 19 USEC ØØØ5 FD3A ØØ4Ø Ø1Ø1 FFFF Ø2ØØ INC Α BFFF FFFF Ø1FØ 23 USEC (CR) ØØØ6 FEA8 ØØ4Ø Ø1Ø1 FFFF Ø2ØØ INC A BFFF FFFF Ø1FØ ٠ < multi-step ,S \emptyset ,4(CR) < see R command for additional example PC DISASSEMBLY AF I IF BC DE HL IX IY SP 0000 0100 0040 0101 FFFF 0200 LD A,Ø BFFF FFFF Ø1FØ 7 USEC 0002 0000 0040 0101 FFFF 0200 INC A BFFF FFFF Ø1FØ 11 USEC INC A 0003 0100 0040 0101 FFFF 0200 BFFF FFFF Ø1FØ 15 USEC ØØØ4 Ø2ØØ ØØ4Ø Ø1Ø1 FFFF Ø2ØØ CPL BFFF FFFF Ø1FØ 19 USEC ØØØ5 FD3A ØØ4Ø Ø1Ø1 FFFF Ø2ØØ INC A BFFF FFFF Ø1FØ ٠ ,

3-4Ø

3.62 T-TRACE HISTORY COMMAND FORMAT:

, <u>T</u> (CR)	< Trace from start of history.	(1)
, <u>T</u> <u>n(</u> CR)	< Trace n history samples.	(2)
<u>,T</u> <u>n,o(</u> CR)	< Trace relative to breakpoint.	(3)
, <u>T</u> <u>n,o,f(</u> CR)	< Specify print format.	(4)

3.63 DESCRIPTION, T COMMAND

The T command is used to display the contents of the history RAM which was sampled during the last execute.

Format (1) is used to dump the history RAM starting at the earliest sample. When this format is entered, The heading is printed followed by the history data formatted in the following fields.

Offset from Breakpoint (OFFS)	1-4
Address bus (ADDR)	6–9
Data Bus (DB)	11-12
Data bus disassembled (DISASSEMBLY)	15-32
A Probes (PA8-PAØ)	34-44
B Probes (PB8-PBØ)	47–57

If a relative offset is set the relative address is printed in columns 1-5 and the other fields are moved to the right five spaces.

When using the T command, for any of the above formats the following special keys are used to control the printout.

SPECIAL KEY	FUNCTION
(.)	Terminate T command return to monitor
(SP)	Suspend printout if printing, continue printout if not printing.
(UP)	Display previous history sample
(CR)	Display next history sample
(LF)	Display heading and next history sample

The T command may be used at any time even if the Target program is being executed. If the Target program is not executing, the Trace printout will begin as soon as (CR) is entered for the T command. If the History module is not sampling (sampling stops if the Trigger word/strobe compares and no hardware breakpoint is set) the Trace printout will also begin immediately. If the History module is sampling, then the word "SAMPLING" will be printed. The user may then enter either (CR) or (.) If (.) is entered the AIM monitor will be reentered with no changes. If (CR) is entered, the history sampling will be terminated and the Trace printout begun.

Format (2) allows the number of lines of history printed to be specified. The operand "n" is a hexadecimal number between 1 and ØFFH which specifies the number of lines printed.

Format (3) is used to specify the offset from the breakpoint in the history RAM to begin display. The second operand "o" is a signed hexadecimal number between -3FFH and 3FFH which specifies this offset. If an offset is specified which is before the start of the history, the earliest sample is the default. If an offset is specified which is after the end of history, the most recent sample is the default.

Format (4) is used to specify the display format "f". The display format is a hexadecimal digit for which each bit enables a specific field of the history printout. The field enabled by each bit follows.

Bit $\emptyset = 1$	Display B probes
Bit 1 = 1	Display A probes
Bit 2 = 1	Display Cycle Type
Bit 3 = 1	Display Disassembly

3-42

HWBP ENCOUNTERED 58 USEC AF I IF BC DE HL DISASSEMBLY IX PC IY SP FBFF FF5D Ø1FØ . ØØØ4 Ø2ØØ ØØ4Ø FFFF FFFF Ø2ØØ CPL ,T (CR) < display history memory

< execute target program EØ(CR)

 $ALL(\emptyset)$ DMA(1) CPU(2) PA7L(3) PA7H(4) TWORD(6) [, PB8L(8), PB8H(9)] \rightarrow (CR)

HISTORY CLOCK ENABLE IS (ALL) CYCLES ; TO CHANGE SELECT ONE:

HISTORY CLOCK IS (MRD MWR IORD IOWR) ; TO CHANGE SELECT ANY: $MRD(\emptyset)$ MWR(1) MRF(2)IORD(3) IOWR(4) PA8+(5) PA8-(6) $\rightarrow 01234(CR) < enable all cycles$

DELAY COUNT IS: $\emptyset \emptyset \emptyset \longrightarrow 4(CR)$

EVENT COUNT IS: 0001 --> 2(CR)

TRIGGER STROBE IS (MRD, LE) ; TO CHANGE SELECT ONE: $MRD(\emptyset)$ MWR(1) MREQ(2) IORD(3)IOWR(4) IORQ(5) INTA(6) PA8(7) $[, LE(8), TE(9)] \rightarrow (CR)$

PA7----PAØ A15------AØ TRIGGER WORD IS: XXXX XXXX ØØØØ ØØØØ ØØØØ (CR) UPDATE: XXXX XXXX ØØØØ ØØØØ ØØØØ ØØØØ

< update history options ,B H,O(CR)

,B Ø,H(CR) < set hardware breakpoint

3.64 EXAMPLES, T COMMAND

OFFS ADDR DB	DISASSEMBLY	TYPE	PA8PAØ	РВ8РВØ

-Ø12 ØØØØ 3E	LD	A,Ø	FETC	1 1111 1111	1 1111 1111
-Ø11 ØØ1Ø FF			RFSH	1 1111 1111	1 1111 1111
-Ø1Ø ØØØ1 ØØ			MRD	1 1111 1111	1 1111 1111
-øøf øøø2 3C	INC	А	FETC	1 1111 1111	1 1111 1111
-ØØE ØØll FF			RFSH	1 1111 1111	1 1111 1111
-ØØD ØØØ3 3C	INC	А	FETC	1 1111 1111	1 1111 1111
-ØØC ØØ12 FF			RFSH	1 1111 1111	1 1111 1111
-ØØB ØØØ4 2F	CPL		FETC	1 1111 1111	1 1111 1111
-ØØA ØØ13 FF			RFSH	1 1111 1111	1 1111 1111
-ØØ9 ØØØ5 3C	INC	А	FETC	1 1111 1111	1 1111 1111
-ØØ8 ØØ14 FF			RFSH	1 1111 1111	1 1111 1111
-ØØ7 ØØØ6 3C	INC	А	FETC	1 1111 1111	1 1111 1111
-ØØ6 ØØ15 FF			RF'SH	1 1111 1111	1 1111 1111
-005 0007 2F	CPL		FETC	1 1111 1111	1 1111 1111
-ØØ4 ØØ16 FF			RFSH	1 1111 1111	1 1111 1111
-003 0008 18	JR	-ØAH	FETC	1 1111 1111	1 1111 1111
-ØØ2 ØØ17 FF			RFSH	1 1111 1111	1 1111 1111
-ØØ1 ØØØ9 F6			MRD	1 1111 1111	1 1111 1111
+000 0000 3E	LD	A,Ø	FETC	1 1111 1111	1 1111 1111
+ØØ1 ØØ18 FF			RFSH	1 1111 1111	1 1111 1111
+002 0001 00			MRD	1 1111 1111	1 1111 1111
+ØØ3 ØØØ2 3C	INC	А	FETC	1 1111 1111	1 1111 1111
+ØØ4 ØØ19 FF			RFSH	1 1111 1111	1 1111 1111
+005 0003 3C	INC	А	FETC	1 1111 1111	1 1111 1111
+006 001A FF			RFSH	1 1111 1111	1 1111 1111
END OF HISTOR	Y				

STAR	r of f	IIST	ORY	
-Ø12	øøøø	3E	LD	A,Ø
-Ø11	ØØlØ	FF		
-Ø1Ø	ØØØ1	ØØ		
-øøf	ØØØ2	3C	INC	А

L L'IC	т	T T T T	TTTT	Ŧ	T T T T	****
RFSH	1	1111	1111	1	1111	1111
MRD	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
MRD	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
MRD	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111
FETC	1	1111	1111	1	1111	1111
RFSH	1	1111	1111	1	1111	1111

MRD 1 1111 1111 1 1111 1111 FETC 1 1111 1111 1 1111 1111

-ØØE ØØ11 FF RFSH 1 1111 1111 1 1111 -ØØD ØØØ3 3C INC A FETC 1 1111 1111 1 1111 . < stop display with '.' < display 2 samples, beginning at start of ,T 2(CR) history OFFS ADDR DB DISASSEMBLY ТҮРЕ РАЗ----РАЙ РВЗ----РВЙ -Ø12 ØØØØ 3E LD A,Ø FETC 1 1111 1111 1 1111 1111 -Ø11 ØØ1/ FF RFSH 1 1111 1111 1 1111 . < display 2 samples, beginning 4 samples before</pre> **,**T 2,-4(CR) breakpoint OFFS ADDR DB DISASSEMBLY ТҮРЕ РА8-----РАØ РВ8-----РВØ -ØØ4 ØØ16 FF RFSH 1 1111 1111 1 1111 FETC 1 1111 1111 1 1111 . -ØØ3 ØØØ8 18 JR -ØAH ,T 2,-4,E(CR) < disable b probe printout OFFS ADDR DB DISASSEMBLY TYPE PA8----PAØ -ØØ4 ØØ16 FF RFSH 1 1111 1111 -ØØ3 ØØØ8 18 JR -ØAH FETC 1 1111 1111 $T_{2}-4$, C(CR) < disable all probe printout</pre> OFFS ADDR DB DISASSEMBLY TYPE -ØØ4 ØØ16 FF RFSH -ØØ3 ØØØ8 18 JR -ØAH FETC . T 2,-4,8(CR) < disable TYPE OFFS ADDR DB DISASSEMBLY -ØØ4 ØØ16 FF -ØØ3 ØØØ8 18 JR -ØAH . ,T 2,-4,Ø(CR) < disable disassembly

3-45

OFFS ADDR DB		
-ØØ4 ØØ16 FF		
-003 0008 18.		
	< format is remembered for later T com	mands
OFFS ADDR DB		
-Ø12 ØØØØ 3E		
-Ø11 ØØ1Ø FF		
-010 0001 00		
-ØØF ØØØ2 3C		
-ØØE ØØll FF		
-ØØD ØØØ3 3C		
-ØØC ØØ12 FF		
-ØØB ØØØ4 2F		
-ØØA ØØ13 FF		
-ØØ9 ØØØ5 3C		
-ØØ8 ØØ14 FF		
-ØØ7 ØØØ6 3C		
-006 0015 FF		
-ØØ5 ØØØ7 2F		
-004 0016 FF		
-003 0008 18		
-ØØ2 ØØ17 FF		
-ØØ1 ØØØ9 F6		
+000 0000 3E		
+ØØ1 ØØ18 FF		
+002 0001 00		
+ØØ3 ØØØ2 3C		
+ØØ4 ØØ19 FF		
+ØØ5 ØØØ3 3C		
+006 001A FF		
END OF HISTORY		
START OF HISTOR	Y	
-Ø12 ØØØØ 3E		
-Ø11 ØØ1Ø FF		

-Ø1Ø ØØØ1 ØØ -ØØF ØØØ2 3C -ØØE ØØll FF -ØØD ØØØ3 3C -ØØC ØØ12 FF -ØØB ØØØ4 2F < stop printout with '.' <u>.</u> < clear the breakpoint B C,A(CR),<u>E</u> (CR) < resume execution T (CR) < ask for history printout SAMPLING: (CR) OFFS ADDR DB -3F2 ØØ5Ø FF -3F1 ØØØ9 F6 -3FØ ØØØØ 3E -3EF ØØ51 FF -3EE ØØØ1 -3ED ØØØ2 3C -3EC ØØ52 FF -3EB ØØØ3 3C -3EA ØØ53 FF -3E9 ØØØ4 2F -3E8 ØØ54 FF -3E7 ØØØ5 3C -3E6 ØØ55 FF -3E5 ØØØ6 3C -3E4 ØØ56 FF -3E3 ØØØ7 2F -3E2 ØØ57 FF -3E1 ØØØ8 18 -3EØ ØØ58 FF -3DF ØØØ9 F6 -3DE ØØØØ 3E

-3DD ØØ59 FF

•

< stop printout with '.'

1

3.65 V-VERIFY COMMAND

FORMAT:

,V [file](CR)

3.66 DESCRIPTION, V COMMAND

The V command is used to verify the contents of Target memory against a binary file on disk. If any locations do not compare, the hexadecimal address, data and expected data are printed.

If a file name has been previously specified with the D, G, or V commands, or when initially loading AIMZ80, then that file name has been retained. When a file name is requested, type only (CR) and the old file name will be used.

3.67 EXAMPLE, V COMMAND

< get the test program ,G TEST (CR) < change some locations ,MØ(CR) ØØØØ 3E(CR) ØØØ1 ØØ AA(CR) ØØØ2 3C(CR) ØØØ3 3C AA(CR) ØØØ4 2F(CR) ØØØ5 3C 55(CR) ØØØ6 3C(CR) ØØØ7 2F 55(CR) ØØØ8 18 . < verify - expect the errors just introduced **,**V (CR) *** ERROR 6D TARGET MEMORY COMPARE *** ØØØ1 AA ØØ

ØØØ3 AA 3C ØØØ5 55 3C ØØØ7 55 2F. ,<u>G (CR)</u> < restore the program ,<u>V (CR)</u> < verify again - no errors , ,

3.68 W-WRITE TO ALTERNATE LUN COMMAND

FORMAT:		
<u>, W n(</u> CR)	< Write to LUN n	(1)
<u>,W (</u> CR)	< Disable Write	(2)

3.69 DESCRIPTION, W COMMAND

Format (1) is used to write in parallel any output to the console device to the logical unit number n. The logical unit number n may be assigned to a device or file using the FLP-80 DOS A command.

Format (2) is used to disable the writing and close the open file.

3.70 EXAMPLE, W COMMAND

\$A 5,FILE1(CR)	< Assign FILE1 to LUN 5
\$ <u>AIMZ8Ø(</u> CR)	< Run AIMZ8Ø.BIN
AIMZ8Ø VERSION 1.Ø	
, <u>W 5(</u> CR)	< Enable parallel output to LUN 5
'	

3.71 Z-INITIALIZE COMMAND Format

, $Z \langle CR \rangle$

3.72 DESCRIPTION, Z COMMAND

The Z command establishes handshaking with the target system and clears all breakpoints. This command is primarily used as a recovery for handshaking errors (ERR 61, 62, 63), and for reinitializing the target after target powerdown (during hardware debug, for example).

3.73 %-TEST MEMORY COMMAND

FORMAT:

, <u>%</u> <u>s,f(</u> CR)	< Test Target memory	(1)
, <u>%</u> <u>s,f,o(</u> CR)	< Test with options.	(2)

3.74 DESCRIPTION, & COMMAND

The % command is used to test Target RAM.

Format (1) will run a sequence of tests of Target RAM starting at address s through f. If a failure occurs, the hexadecimal address, data and expected data will be printed. The following tests are performed.

TEST 1 Write \emptyset to each location and check. TEST 2 Write \emptyset FFH to each location and check. TEST 3 Write \emptyset 55H and \emptyset AAH to each location and check.

Format (2) allows testing to be performed on system, target, or interface memory, if S, T, or I, respectively, is entered as the option. Attempting to test system memory from \emptyset to $4\emptyset\emptyset\emptyset$ H will overwrite the AIMZ8 \emptyset A program itself, and, of course, won't work.

3.75 EXAMPLES, & COMMAND

,<u>% Ø,FF</u>

TEST Ø1 PASSED

TEST Ø2 PASSED

TEST Ø3 PASSED

,

3.76 EXECUTION TIMER OPERATION

The execution timer is implemented as a sixteen bit hardware counter which counts Target clock periods. The execution timer is extended to thirty-two bits with software and is automatically enabled during execution. The execution time is automatically printed when a breakpoint is encountered or when single stepping. The execution time is reset any time execution is started at a particular address. The time is not reset when execution is continued. If the user desires the time to be displayed in microseconds, the Target clock period (:TS) must be initialized (see examples in section 3.15). The AIMZ80A program defaults to 1000nS (1.0 MHz) unless the user changes it. For 1000nS, the number of microseconds is coincidentally the same as the number of T-states.

The execution timer may also be used to cause execution to terminate after a specified number of Target clock periods or Time (Timer breakpoint). To set a timer breakpoint see section 3.15.

3.77 OPERATION WITH MD-SBC1

AIM-Z80AE can be used with the Mostek MD-SBCl single board computer with no modifications or jumbers required. If the Emulation RAM is used, the PROM on the MD-SBCl must be disabled or removed for the address space emulated.

3.78 OPERATION WITH MDX

AIM-Z80AE can also be used with the Mostek MDX-CPUl in a system with no junpers or modifications required. If the Emulation RAM is used, the PROM (U7) should be removed and the chip enable for U7 (U5 pin 5) should be enabled for all memory space emulated. AIM-Z80AE can also be used with the Mostek MDX-CPU2. If Emulation RAM is used to emulate PROM, the PROM must be removed and the PROM chip enable active for the emulated memory space to prevent Bus conflict.

3.79 OPERATION WITH OEM-80

AIM-Z80AE can also be used with the Mostek OEM-80 single board computer. Only one modification is required for this system. Memory in the OEM-80 system must be disabled for address space emulated with the Emulation RAM.

To insure proper operation with the OEM-80 (SDB-80), a jumper wire, 24 gauge or larger, should be installed on the circuit side of the OEM-80 between U63 pin 29, and the ground bus feedthrough located between U70 pin 9 and U71 pin 8. That feedthrough actually connects to U71 pin 8 on the component side of the board. This jumper insures adequate ground for the buffer box. APPENDIX A

FACTORY NOTICES

FACTORY REPAIR SERVICE

In the event that difficulty is encountered with this unit, it may be returned directly to MOSTEK for repair. This service will be provided free of charge if the unit is returned within the warranty period. However, units which have been modified or abused in any way will not be accepted for service, or will be repaired at the owner's expense. When returning a circuit board, place it inside the conductive plastic bag in which it was delivered to protect the MOS devices from electrostatic discharge. THE CIRCUIT BOARD MUST NEVER BE PLACED IN CONTACT WITH STYROFOAM MATERIAL. Enclose a letter containing the following information with the returned circuit board.

Name, address, and phone number of purchaser Date and place of purchase Brief description of the difficulty

Mail a copy of this letter SEPARATELY to:

In USA:

OUTSIDE USA:

MOSTEK Corporation Microcomputer Service Manager 1215 West Crosby Road Carrollton, TX 75006 Please address the letter and board to the Mostek office or represent. tive in your country.

Securely package and mail the circuit board, prepaid and insured, to the same address.

LIMITED WARRANTY

MOSTEK warrants this product against defective materials and workmanship for a period of 90 days. This warranty does not apply to any product that has been subjected to misuse, accident, improper installation, improper application, or improper operation, nor does it apply to any product that has been repaired or altered by other than an authorized factory representative.

There are no warranties which extend beyond those herein specifically given.

NOTICE

The antistatic bag is provided for shipment of the Mostek PC boards to prevent damage to the components due to electrostatic discharge.

Failure to use the bag in shipment will VOID the warranty.

APPENDIX B

SPECIFICATIONS

Operating Temperature Range ذC to +50°C Target Power Supply Requirements (typical) +5V 5% @ 500ma System Power Supply Requirements (typical) +5V 5% @ 2.5A +12V 5% @ 100mA -12V 10% @ 10mA

Interface - MATRIX and SYS-80F compatible Operating Frequency - 500KHz to 4MHz (Z80 PHI clock) Target Interface - All signals meet the specifications for the MK3880-4 (Z80A CPU) with the following exceptions:


- 1. The ouptut low voltage is \emptyset .5 V Max at 1.8 mA for the ADDRESS, DATA, IORQ, RFSH, HALT, and BUSAK signals.
- 2. The input low current is 400ua for the PHI clock, RESET, INT, NMI, and DATA signals.
- 3. The input high current is 20ma for the PHI clock, RESET, INT, NMI, and DATA signals.
- 4. The signals MI, MREQ, RD, and WR have a maximum of 25 ns added propaga* tion delay.
- 5. The input signals RESET, INT and NMI have maximum of 45 ns added propagation delay.

APPENDIX C

SCHEMATIC DIAGRAMS


PARTS PLACEMENT DIAGRAMS


PARTS LISTS





SCHEMATIC

Û. Î












PARTS PLACEMENT DIAGRAM AIM-280 AE CONTROL MODULE


PARTS LIST


PART NO.	ατγ	DESCRIPTION	REFERENCE DESIGNATOR	
******	****	AIM-XE CONTROL	AA:450-00470-00	XXXXX
4610173	1	EAB 450-00469-00	AZ:AIM-XE CONTROL	XXXXX
0000001		SCH 450-00471-00	AZ:AIM-XE CONTROL	XXXXX
0000001		ASSY 450-00470-00	AZ:AIM-XE CONTROL	XXXXX
4150111	46	CAPACITOR 1UF	C 1-25	XXXXX
4150140	4	CAPACITOR,15UF	C25-29	XXXXX
4480047	1	DIODE.IN751 5.1V	CR1	XXXXX
4470073	Ū.	RESISTOR, 1K	R1-6	XXXXX
4470059	1	RESISTOR + 580	R7	XXXXX
4210057	2	CONNECTOR, EURO	SK1.SK2	XXXXX
4280007	5	STAKE PIN	TP1-6	XXXXX
XXXXXXX		NOT USED	U 1.4.9.17.13.74-81	
4313203	2	IC, 8T97	U 10,11	x x x x x x
4313700	1	IC. MK4118-2	U 2	X XX XX
4313508	2	IC. 74LS245	U 3,4,61	XXXXX
4313583	1	IC. 74LS173	U 5	XXXXX
4313507	4	IC, 74LS244	U 6.7.8.62	XXXXX
4313285	2	IC, 745C4	U12+23	XXXXX
4313509	8	IC. 74LS374	U13+14+15+16++20+21	XXXXX
4313410	1	IC. 74LS30	119	XXXXX
4313265	2	IC. 74574	122.58	XXXXX
4313257	1	IC. 74S32	024	xxxxx
4313305	2	IC, 7%LS175	025,36	XXXXX
4313731	1	IC. PROM.6301, MK6283	U25	XXXXX
4313284	1	IC• 74500	027	X XX XX
4313287	3	IC, 74LS00	128.34.59	XXXXX
4313335	2	IC, 74LS393	U25.40	XXXXX
4313464	2	IC, 74LS367	U30.63	XXXXX
4313287	2	IC, 74LS08	U31,39	XXXXX
4 31 3 3 2 9	2	IC• 74310	U32,U35	x xx xx
4313513	2	IC. DELAY.LDM-200	U33•57	× × × × ×
4 31 3 3 0 5	2	IC, 74L5174	U37•38	XXXXX
4313264	4	IC, 74S157	U41,42,43,51	XXXXX
4313412	2	IC. 741338	U44•45	xxxxx
4 31 3 4 1 3	3	IC, 74LS74	U46.52.65	XXXXX
4 31 3 3 0 0	1	IC, 74LS02	U47	xxxxx
4 31 34 94	3	IC, 743201	U48,49,50	XXXXX
4313276	2	IC. 74LS138	U53•54	x xx xx
4313417	1	IC• 74LS86	U55 4	x xx xx
4 31 3 4 1 1	2	IC. 74LS32	055.60	x xx xx
4313291	1	IC• 74LS14	058480	x xx xx
4313392		IC, MK4116-2	064-81	
4470178	2	SIP+6PIN+5RES+1K	UR1+UR2	
4470273	3	SIP.8PIN.4RES.47	UR3,5,5	X X X X X
	17	SOCKET 16 PIN	XXX	
4620013	2	SOCKET 24 PIN	XXX	XXXXX
4210244	7	MINI JUMPER	21-7	XXXXX
4210282	2	CONN HDR RA 40PIN W/EJECT		XXXXX
4210231	1	CONN HOR RA 10PIN W/EJECT		XXXXX
7210231	•	COMM NUM AND INFIN WALDELT		XXXXX













PARTS PLACEMENT HISTORY MODULE

PARTS LIST


HISTORY MODULE

PART NO.	ΩΤΥ	DESCRIPTION	REFERENCE DESIGNATOR	USED ON
########	####	AIM-XE HISTORY	AA: 400-00430-00	AIMXHE
4510155	1	FAB 450-00434000 REV	AZ: AIM-XE HISTORY	AIMXHE
0000002		SCH 450-00436-00 REV	AZ: AIM-XE HISTORY	AIMXHE
0 0 0 0 0 0 0 1		ASSY 450-00435-00 REV	AZ: AIM-XE HISTORY	AIMXHE
4150111	21	CAPACITOR 1MF	01-021	AIMXHE
4150114	1	CAPACITOR,63UF	C22	AIMXHE
4210133	2	HEADER, 40PIN, RT ANGLE	J1.2 *SEE NOTE 1	AIMXHE
4210217	1	HEADER, 10PIN, RT ANGLE	J 3	AIMXHE
4470059	4	RESISTOR,680	R1-3.R5	AIMXHE
4470089	1	RESISTOR, 4.7K	२.4	AIMXHE
4210057	2	CONNECTOR . EURO	3K1.S.K2	AIMXHE
4280007	4	STAKE PIN	TP1-4	AIMXHE
4313577	6.	IC, 74LS163	U 1.3,5,7,9,11	AIMXHE
4313544	4	IC, 74L0373	U 2,4,6,8,10,12	AIMXHE
4 31 37 00	6	IC, MK4118-2	013,14,15,16,17,18	AIMXHE
4 31 3 3 3 5	5	IC. 7413393	U19.31.46.47.48	AIMXHE
4313417	7	IC. 74LSB6	020,22,23,25,25,23,49	AIMXHE
4 31 3 5 9 3	7	IC. 74LS164	021,24,27,33,35,39,65	AIMXHE
4313234	2	IC, 74L300	029,56,	AIMXHE
4 31 3 507	2	IC, 74L3244	630.72	AIMXHE
4313412	8	IC, 74LS38	032,34,33,37,38,40,51,66	AIMXHE
4313233	3	IC. 741308	641,52,59.	AIMXHE
4 31 37 3 3	2	IC, 74L3151	042.53	AIMXHE
4313454	2	IC. 74L0367	U43+67	AIMXHE
4313413	4	IC. 74LS74	044,55,57,34	AIMXHE
4313531	2	IC. 7413125	045.73	AIMXHE
4 31 3 5 0 1	:	IC. 74L510	000	AIMXHE
4313235	1	IC. 74304	U54	AIMXHE
4313233	1	IC. 741304	053	AIMXHE
4313296	2	IC. 74LS133	060.61	AIMXHE
4 31 33 05	2	I.C. 74LS174	U=2.70	AIMXHE
4 31 3 4 1 1		IC. 74L332	U63	AIMXHE
4540009	1	SW. DIP.3 POS	U 5 8	AIMXHE
4313272	1	IC. 74L520	U69	AIMXHE
4 31 3 5 0 8	1	IC. 74LS245	071	AIMXHE
4313291	1	IC, 74L314	074	AIMXHE
4470174	1	SIP.10PIN. JRES.1K	UR1	AIMXHE
4620018	Ú.	SCCKET 24 PIN	X13-18	AIMXHE
4210244	t	MINI JUMPER	71-5	AIMXHE
5000033		NOTE 1	2: CUT PIN 22 DF J1	AIMXHE
0000004		NOTE 1	2: CUT PIN 2 DF J2	AIMXHE





PARTS PLACEMENT DIAGRAM BUFFER BOX



PARTS LIST

BUFFER BOX

PART NO.	ατγ	DESCRIPTION	REFERENCE DESIGNATOR	USED ON
# # # # # # # # #	#####	AIM Z80AE ASSY		450-00616-12
2065000	1	CABLE ASSY, TARGET	1	450-00650-00
2065100	1	CABLE ASSY, J1 BD INTERCONNECT	2	450-00651-00
2065200	1	CABLE ASSY, J2 BD INTERCONNECT	3	450-00652-00
2065300	1	CABLE ASSY, J3 BD INTERCONNECT	4	450-00653-00
2064900	2	CABLE ASSY, TEST PROBES	5	450-00649-00
2041700	1	AIM Z80A PCB	6	450-00417-00
2047000	1	AIM-XE CONTROL PCB ASSY	7	450-00470-00
2043500	1	AIM-XE HISTORY PCB ASSY	8	450-00435-00
4140342	1	BASE	9	450-00506-00
4140341	1	COVER	10	450-00505-00
5025974	1	NAMEPLATE	11	450-00518-00
4280051	4	FOOT, RUBBER	12	
4210343	8	SCREW, #4-40 X 1/4 PPH 80	13	
4210367	4	SPACER, HEX, 4-40 X 1/4, W/STUD	14	
4210368	4	SPACER, HEX, 4-40 X 3/4, TAPPED	15	
4210364	4	WASHER #4 SLOTTED	16	

Υ.

r



1215 W. Crosby Rd. • Carrollton, Texas 75006 • 214/323-6000 In Europe, Contact: MOSTEK Brussels 150 Chaussee de la Hulpe, B1170, Belgium; Telephone: 660.69.24

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.

PRINTED IN USA July 1980 Publication No. MK79650 Copyright 1980 by Mostek Corporation All rights Reserved