DRAFT

User's Manual

DISK JOCKEY 2D (tm)

revision 4

Table of Contents

Introduction	•	•	•	•	.1
Programming Specifications	•	•	٠	•	• 3
ROM Jump Table	•	•	•	• ,	• 3
Serial I/O	•	•	•	•	.4
Disk I/O	٠	•	٠	٠	• 5
ROM Subroutines	•	•	•	•	• 6
Diskette Initialization	•	•		•	13
Error Bits Recap	•	•	•	•	14
Utilizing Disk Jockey Firmware		•	•	•	15
Sample Read Routine			•	•	17
Sample Read Routine	•		•	•	19
Disk System Software					21
The Bootstrap Loader					23
I/O Connectors J1 & J2					24
Patches for CP/M*.			•		25
Patches for CP/M*	•			•	30
Parts List	•			•	37
Parts List					41
Serial I/O Switch Settings	•	•	•	•	42
Power-on Jump Table	•	•	•	•	42
Bootstrap LED Indicator	•	•	•	•	16
Phantom Enable Switch	•	•	•	•	16
Concise DIP Switch Reference	•	•	•	•	40
Accombly Instructions	•	•	•	•	4 /
Assembly Instructions	•	•	٠	•	48
Parts Installation	٠	•	٠	٠	DT DT
Initial Check-out and Power-up	•	•	٠	•	22
Concise Firmware Memory Map	•	٠	٠	٠	5/
Software listings	٠	٠	. •	٠	58
Cold Boot Loader	٠	•	•	٠	59
CBIOS Drivers for CP/M Disk Jockey 2D Firmware	٠	٠	٠	•	61
Disk Jockey 2D Firmware	٠	٠	٠	٠	67
Schematics	•	٠	٠	•	81

ATTENTION USERS OF THE NORTH STAR ZPB-2A PROCESSOR BOARD

WRITE DATA RACE CONDITION

A race condition exists in the write data logic of the ZPB-2A CPU board which can interfere with the operation of other boards on the S-100 bus if these boards utilize an internal bidirectional data bus. The following modification will alleviate this problem without degrading the performance of the North Star CPU or any other known device sharing the bus.

Locate IC 7F. It is a 74LS132 in the upper left section of the ZPB circuit board. Remove this chip from its socket, bend out pin 10 and replace the IC in its socket in such a way that pin 10 sticks out without making contact with its assigned socket hole or with any other component. Make sure that the chip is oriented correctly when it is replaced. Pin 10 should be pointing toward the top of the board. This completes the modification.

User's Manual

tm

DISK JOCKEY 2/D

INTRODUCTION

The Thinker Toys DISK JOCKEY 2/D (DJ) board features three distinct subsections:

- A floppy disk controller, capable of reading and writing data in either single density FM code or double density MFM code with write precompensation, which can be connected to any floppy disk drive plug compatible with the Shugart 800/850.
- 2. A baud rate selectable hardware UART serial interface that allows communication with a terminal device at TTY 20ma current loop or RS-232 levels.
- 3. Automatic address generation upon reset or power-up which allows a "jump start" to the boot strap program in the ROM contained on the board.

The DJ plugs into an S-100 bus slot in a system with an 8080, 8085, or Z80 (1.7MHz - 5MHz) CPU. The controller has a cable connector for attaching a flat cable to the first floppy disk drive, and can control a chain of up to four drives daisy chained on this cable. A second connector on the DJ is provided for attatching a terminal device.

The DJ uses memory mapped I/O. Device registers used to input from and output to the floppy disk and the serial port are accessed from the CPU board of the S-100 system by references to memory addresses. Some registers differ in function depending on whether they are being read or written.

Most users will not wish to use the hardware level registers directly. Instead, they can call standard disk and serial I/O subroutines contained in 1016 bytes of PROM memory on the DJ board. This PROM occupies a 1024 byte block of S-100 bus memory address space. A 1024 byte RAM is also provided which is used by the PROM firmware for the storage of various disk related variables such as the current track number, the current drive number, etc. An exact map of these variables is included at the end of the PROM listings. The remainder of the RAM may be used as a disk data buffer or for general purpose memory.

The actual addresses where the I/O registers, PROM, and RAM

Introduction

appear are controlled by another PROM, referred to as the address selection PROM. The PROM is supplied with standard addresses burned into it for these registers. If the standard addresses would conflict with some other device on the system bus, a PROM burned with non-standard addresses can be substituted.

The DISK JOCKEY 2/D uses 2048 bytes of memory starting at 340:000 or E000H (standard version). The first 1016 bytes are occupied by PROM, the next 8 bytes constitute the memory mapped I/O, and the last 1024 bytes contain the RAM buffer.

PROGRAMMING SPECIFICATIONS

ROM JUMP TABLE

Most users will wish to take advantage of the standard I/O subroutines supplied in PROM on the DJ.

The user should branch to the appropriate address in a jump table in the first few words of the system ROM. Since each subroutine ends with a RET instruction, a CALL instruction should be used to branch to the subroutine.

The jump table contains jump instructions to the true address of the utility routines within the ROM. Having a jump table allows the individual routines to be updated and moved around within the ROM without having to change software that calls the routines. Let A represent the address of word Ø of the onboard In boards with standard address decoding PROMS, A = ROM. 340:0000 (E000H). The address to call for the utility routines are then:

ADDRESS STANDARD VALUE SYMBOLIC VALUE FUNCTION **T**1 - --

0-+-1

	Octal	Hex		
А	340:000	EØØØ	DBOOT	DOS bootstrap routine
A+3	340:003	EØØ3	TERMIN	Serial input
A+6	340:006	EØØ6	TRMOUT	Serial output
A+9	340:011	EØØ9	T KZ ERO	Recalibrate (seek to TRKØ)
A+12	340:014	EØØC	TRKSET	Seek
A+15	340:017	EØØF	SETSEC	Select sector
A+18	340:022	EØ12	SETDMA	Set DMA address
A+21	340:025	EØ15	DREAD	Read a sector of disk data
A+24	340:030	E018	DWRITE	Write a sector of disk data
A+27	340:033	EØ1B	SELDRV	Select a disk drive
A+3Ø	340:036	EØ1E	TPANIC	Test for panic character
A+33	340:041	EØ21	TSTAT	Serial status input
A+36	340:044	E024	DMAST	Read current DMA address
A+39	340:047	EØ27	STATUS	Disk status input
A+42	340:052	EØ2A	DSKERR	Loop to strobe error LED
A+45	340:055	EØ2D	SETDEN	Set density
A+48	340:060	EØ3Ø	SETSID	Set side for 2-headed drives

The specific function of each subroutine is described below.

The subroutine upon completion will execute а RET instruction. A disk subroutine that completes normally will return with the carry flag cleared to zero. A disk subroutine that detects an error condition will return with the carry flag set to 1. A program should always test the carry flag after a return from a disk utility subroutine and branch to an appropriate error handling routine if the carry flag is set.

Programming Specifications - Serial I/O

SERIAL I/O

There is a hardware UART on the DJ board along with a crystal controlled baud rate generator. There are sixteen different baud rates available including 12 of the most common. The baud rate of the UART must match the baud rate of the terminal connected to the DJ board in order for the serial interface to function properly.

(Universal Asynchronous UART Receiver-Transmitter) The consists of two independent sections: a transmitter section and a receiver section. Each section has two registers. In the transmitter section one register is loaded by the system bus. The contents of this bus register are transferred to a shift register where start, stop, and (conditionally) parity bits are appended. The transmitted serial data originates from this shift Whenever the contents of the system bus register have register. been transferred to the second shift register the UART sets the (Transmitter Buffer Register Empty) bit in its TBRE status register.

In the receiver section there is a shift register which assembles a parallel data word from the input serial stream after start and stop bits have been removed. When a complete data word has been assembled in this register it is loaded into a second register that is accessible from the system bus. Whenever this bus register is loaded from the receiver shift register the UART sets the DR (Data Ready) bit in its status register.

The subroutine TERMIN can be called to wait for the UART to raise the DR bit of its status register. The character is then transferred to the A register and trimmed to seven bits. Reading the UART's data register automatically resets the DR bit. The TERMIN subroutine will not return until a character arrives.

The subroutine TRMOUT causes the UART to transmit the data in the C register of the CPU. The TBRE bit of the UART's status register is tested. When TBRE is high, the contents of the C register is transferred to the UART's system bus register. This automatically resets the TBRE bit. The TRMOUT subroutine will wait for the TBRE bit to be high before transferring data to the UART.

The subroutine TPANIC can be called to detect the presence of a panic character in the serial input stream. TPANIC tests the DR bit of the UART's status register. When this bit is high, TPANIC calls the TERMIN subroutine and then compares the data from the UART with the contents of the C register. The ZERO flag of the CPU's FLAGS register is set upon completion of the TPANIC subroutine if the character in the C register has been struck on the terminal keyboard.

The subroutine TSTAT can be called to test the condition of

4

Programming Specifications - Serial I/O

the DR bit in the UART's status register. Upon completion, the ZERO flag of the CPU's FLAGS register is set if the DR bit is high. The subroutine does NOT reset the DR bit.

DISK I/O

To understand the significance of the disk utility subroutines, it is necessary to say a few words about how data is organized on the disk.

Information on the disk is organized into 77 concentric The disk read/write head can be moved to any track by a tracks. series of step in or step out commands. A step in command moves the read/write head one track towards the center of the disk. Α step out command moves the head one track away from the center of The numbering of the tracks is arranged so that track the disk. is the farthest from the center of the disk. zero One of the responsibilities of the Western Digital 1791 controller is to know the current track number over which the read/write head is located and to calculate how many step in or step out commands are necessary to move the head to a desired new track.

Once the read/write head has been moved to the desired track, the rotation of the disk will move a circle of magnetic material beneath the head. Within this circle of material, data is recorded in distinct regions called sectors. The sector is the smallest amount of information that can be separately read from or written to the disk. There are three different sector formats that IBM currently supports. The table below details the relationship between the size of a sector and the number of sectors that can fit on a single track.

SINGLE DENSITY	128 256 512	26 15 8
DOUBLE DENSITY	256 512 1024	26 15 8

bytes of data per sector sectors per track

In the header field which preceeds the data field of a sector, the track number, the side, the sector number and the sector length are recorded. During read or write commands, this header is read before data transfers take place. Whenever a seek

Programming Specifications - Disk I/O

command is issued which causes the the read/write head to move to a new track the firmware on the DJ board performs a verify which reads this sector header to make sure the head is positioned correctly and to determine if there is any change in the sector length or the density of the recorded information. If there is an error as to the track number, the firmware automatically issues a seek to track zero command to position the head over a known track.

The disk drive has a sensor that reports when the read/write head is physically positioned at track zero. A series of step out commands must be issued by the 1791 controller until this status line becomes active. This operation will always position the head to the same physical track. The seek to track zero command is often called a recalibrate command and is a standard utility subroutine supplied with the disk firmware.

Transferring a sector of disk data between memory and the disk therefore involves the following steps, each corresponding to a subroutine call to the Disk Jockey firmware (with the exception of error checking):

Specify the track number the read/write head should be positioned over during subsequent data transfers between the disk and memory.

Check for error conditions.

Specify the sector number that will be involved in subsequent data transfers between the disk and memory.

Check for error conditions.

Specify the starting memory address of block of data that is to be transfered to or form the disk.

Check for error condition.

Actually perform the read or write operation.

Check for error conditions.

ROM SUBROUTINES

TRKSET - The value in the C register of the CPU specifies what track the read/write head will be positioned over when the next disk read or disk write operation is issued. A bounds check is made for a value greater than or equal to zero and less than or equal to 76. If the value in the C register is within these bounds, the contents of the C register is written into the RAM location. TRACK.

Otherwise no action is taken, the carry flag is set and the subroutine returns to the calling program.

- SECTOR The value in the C register of the CPU specifies what sector will be involved in the next disk read or write A bounds check is made for a value greater operation. than or equal to 1 and less than or equal to 26. If the value the C register is within these bounds, the data in C is transfered the the RAM location SECTOR and a normal return is made. Otherwise no action is taken, the carry flag is set and the subroutine returns to the calling Just prior to a disk transfer program. operation a comparison is made between the value in SECTOR and the maximum number of sectors on the track that transfer is take place on. If the value in SECTOR exceeds the to maximum number of sectors, the transfer operation is aborted and error information is reported.
- SETDMA During disk transfer operations blocks of data are moved to and from the disk. These blocks can be 128, 256, 512, or 1024 bytes long. The starting address of a data block that will be involved in the next disk transfer operation is specified by the B-C register pair when the SETDMA subroutine is called. Since the disk registers are memory mapped, the firmware has been designed to try to protect them from being written into or read from during disk transfer operations. Accordingly, a bounds check is performed before the DMA address is recorded in the Disk Jockey RAM. If a 1024 byte data transfer to or from the disk would cause memory references to the I/O respisters of the disk controller, the carry flag is set and the routine returns with no action taken. If the value of the B-C pair is such that there could not be any memory references to the last eight locations of the Disk Jockey ROM during a subsequent disk operation, the contents of the B-C pair are written into the memory location of the Disk Jockey RAM specified by the label DMAADR. The carry flag is cleared and the routine ends.
- SELDRV The value of the C register determines which of 4 disk drives will be selected for the next disk transfer operation. A bounds check is performed on C. If the value in C is greater than 3, the carry flag is set and the routine returns with no action taken. If the value in C is between zero and three, this data is written in the Disk Jockey RAM at the location specified by the label DISK. The carry flag is cleared and the routine returns to the calling program.
- SETSID Double sided floppy disk drives have two read/write heads so that information can be stored and retrieved from both sides of the diskette. The two heads are

positioned so that they are both on the same track one directly below the other. They also share common read/write electronics. Therefore only one of these heads can be selected at a time. Bit Ø of the C register is used to select which of the two heads on a double sided drive will be used during the next disk transfer operation. A zero in bit \emptyset will select the bottom head and a 1 will select the top head. Selecting side and selecting a disk are independent operations. а side zero is selected then regardless of the disk If selected, side zero will always be accessed until SETSID is called. Finally, if the selected disk is single sided, side zero will always be selected regardless of the results of the SETSID routine.

- SETDEN The 1791 Floppy Disk Controller operates in two modes: single density FM (Frequency Modulation) mode or double density MFM (Modified Frequency Modulation) mode. Bit Ø of the C register determines what density the 1791 will be operating in when the next disk transfer operation is Care must be exercised in the use of initiated. this routine. Under certain circumstances, if the density is changed in between disk transfers on the same track, the micro-program that the 1791 controller executes could fall into an error loop that it could not recover from. such a case the system would have to be reset before In further disk operations could be performed. The density mode of the 1791 can safely be changed when a subsequent disk transfer operation will occur on a different track than the last. It should be noted that the firmware of the Disk Jockey has the ability to automatically set the density mode of the 1791. Whenever a new drive is to be selected or whenever the head is not loaded, the Disk Jockey firmware performs a "read header" operation just after positioning the read/write head (if necessary) and just before attempting to perform a disk transfer. This "read header" operation is used to establish the density the (possibly new) track and to determine the length of the sectors on this track. If the density has of not changed from the last "read header" operation or if the calling program has set the density correctly through the use of SETDEN, the process of reading the sector header is slightly faster (by approximately one and a half diskette revolutions) than it would be if the initial assumption concerning the density was wrong.
- TKZERO This subroutine positions the read/write head to the outer-most track of the diskette: track ØØ. The track zero sensor is used to determine this positioning and no "read header" verify operation is performed. There are several side effects of positioning the head at track zero: (1) a flag is set in the Disk Jockey RAM to force

"read header" density/position verify operation prior а the next disk transfer operation and (2) the mode of to the 1791 controller will be forced to single density as long as disk transfer operations occur on track zero. All IBM compatible diskettes have track zero formatted in single density and condition (2) above relieves the system software of the burden of conditionally changing density every time the head is moved to track zero. If the rest of the disk is recorded in double density, the Disk Jockey firmware will automatically switch back to double density when the head is moved away from track zero without the intervention of external software.

READ -

This subroutine transfers information from the diskette The first task is to select the proper disk to memory. drive. If the new drive is not the same as the current drive, the load head time-out flag is set and the current drive is updated to be the new drive. Next, the "head loaded" flag is tested. If the head is not loaded or if the current drive was not the same as the new drive, the head load time-out flag is set. The firmware then merges the drive select bits with the head select bit and physically selects a drive, loads the head(s), and selects a side (if the drive is double sided). If the head load time-out bit is set, a 40 millesecond delay occurs to allow for the head to settle after loading. Next the "ready" line from the drive is tested. If the drive is not ready, the head is unloaded and the routine returns to the calling program with the carry bit set and an 80H in the A register. If the drive is ready, the head is positioned in accordance with the most recent seek operation. Head motion (including a head load) or a change of disk drive will cause the firmware to verify the track position by doing a "read header" operation. The correct density of the track is also determined during this operation and the density mode is changed if necessary. If the 1791 controller cannot read the header information in either density, the head is moved to track zero, the carry is set, and the read operation is terminated with an 11H in the A register. If the head is correctly positioned, the size of the sectors on the current track is encoded in the Disk Jockey RAM. The firmware uses this information find the value of the highest addressable sector. to This value is compared to the that specified by the most recent set sector operation. If the desired sector has value too large for the present track, the head is а unloaded, the carry flag is set and the routine returns with a 10H in the A register. If the value is acceptable, the data from this sector is transfered to memory starting at the address specified by the most recent set DMA operation. The length of this transfer is

9


determined by the length of the sectors on the current track. The last two bytes of data on the sector are not read into memory. These are the CRC check sum bytes and are used to detect data transfer errors. The 1791 chip processes these bytes and then updates its status register. The last operation that the routine performs is to place the status information in the A register and conditionally set the carry flag. The details of these status bits are illustrated below.

"DREAD" REGISTER A ERROR BITS

	7	6	5	4	3	2	1	Ø	
	1			1		1	I	1	
NOT READY					1	1	1		D DATA FORMAT
				1		° 1 °	1	- DA'	TA REQUEST
						I	·.	LO	ST DATA
ILLEGAL SECTOR/RECO	ORD 1	NOT	FOUND		۱_			CR	C ERROR

DWRITE - The flow of logic for this routine is exactly the same as described above in the read data operation up to the point where the information transfer is to take place. If all the conditions for a data transfer as described above are satisfied, a write sector command is issued to the 1791 controller and information is transfered from memory to the disk drive starting at the memory address specified by the most recent DMA operation. This data is written on the sector specified by the most recent set sector operation and the head is positioned over the track specified by the most recent seek operation. As the controller writes data on the disk it is continually computing two CRC check sum bytes. After the last byte of data has been written on the diskette, the two check sum bytes are appended to the sector by the controller for later use when the sector is read back into memory. As with the read operation the controller updates its status register after the last CRC byte has been written on the diskette. These status bits are placed in the A register just before control is returned to the calling program. The carry flag is conditionally set from these bits. The details of this status information can be seen below.

"DWRITE" REGISTER A ERROR BITS



- Branching to this routine will initiate a bootstrap load DBOOT operation from the floppy disk. 128 bytes of data will be read (single density mode) into the first half of the 3rd page of the Disk Jockey RAM (normally 340:0000 or E000H). The bootstrap routine terminates with a branch to the first location of this block. Typically sector 1 of track zero will contain another bootstrap program job it is to load a Disk Operating System (DOS) whose such as Disk/ATE or CP/M. If the bootstrap read is not successful, control is passed to the DSKERR utility which is described below. Before sector one is read into memory, various memory locations of the Disk Jockey RAM are initialized. Also DBOOT goes through a several second delay the first time it is called after power-up. In order to effect an orderly start-up sequence, DBOOT does not require that the drive have a diskette in place when it is called. If the drive is not ready when DBOOT is called, it falls into a loop that turns on the LED at the top of the controller and slowly pulses the activity light at the front of the drive. This was done so that DBOOT could be started before a diskette was inserted in the drive. When a diskette has been inserted, the door should be closed just AFTER the activity light has been pulsed.
- DMAST This subroutine loads the B-C register pair with the current value of the DMA address recorded in the Disk Jockey RAM.
- STATUS This subroutine loads the B register with the sector number involved in the last disk transfer operation. It loads the C register with the track number the head is currently positioned over. Finally, it loads the A register with a bit pattern indicating the drive involved in the last disk transfer operation, the length of the sectors on the current track, the side specified by the last SETSID call, and whether or not data on the current track is written in single or double density format. The details of how this information is encoded in the A register is presented below.

6 5 4 7 3 2 1 Ø ŀ L 1 L DENSITY | 1 DRIVE LSB I DRIVE MSB SIDE I SECTOR LENGTH LSB 1 SECTOR LENGTH MSB I

A REGISTER BIT PATTERN

1	DRIVE	MSB	DRIVE	LSB	DRIVE	NO.	-1	SIDE	SIDE	l i
1								BIT	SELECTED	į
1	Ø		Ø		DRIVE	A	-			1
1	Ø	1	1	1	DRIVE	В		I Ø I	SIDE Ø	
1	1		Ø	1	DRIVE	C	1	1	SIDE 1	1
1	1		1		DRIVE	: D	1			1
1			1	Í			1	and the second		

SECTOR LENGTH	SECTOR LENGTH	S ECTOR L ENGTH	DENSITY
MSB	LSB		
Ø	Ø	1 28	SINGLE
Ø	1	256	DOUBLE
1	Ø	512	DOUBLE
1 1	1	1024	DOUBLE
		·	ll

DSKERR - Calling this routine will put the CPU into a loop which will cause the LED (Light Emitting Diode) at the top left portion of the controller board to flash on and off at intervals of about a second. This routine takes no parameters and will not return-- its primary usefulness is to indicate when a hard error has occured during the bootstrap load operation.

DISKETTE INITIALIZATION

Before a new diskette can be successfully used, it must be initialized. Most diskettes are sold pre-initialized. However, it is sometimes necessary to reinitialize a diskette. The process of initializing a diskette involves writing the header field of every sector of every track onto the diskette. None of the subroutines described above can be used to write these header fields. This is a safety measure to ensure that an erroneous branch to the firmware PROM cannot re-initialize a diskette, destroying all the data recorded on it. The initialization function for diskettes is typically provided by a command included in the Disk Operating System. Disk/ATE diskettes furnished by Morrow's/Thinker Toys contain commands FMT128, FMT256, FMT512 and FMT1024 to allow the user to format diskettes in any of the four IBM compatible formats. CP/M diskettes from Thinker Toys contain a command called FORMAT which allows the CP/M user to format diskettes in single or dual density.

.

.

RECAP OF REGISTER A ERROR BITS

ľ	"SET	"DMA"	 7	6	5	4	3	2	1	Ø	BIT	l
- 	DMA	ADDRESS	 	 			 	-				
I					-		****			1		I

DREAD"	7 6	65	4	3	3	2	1 6	3	BIT
								-	
NOT READY	1	1	· · · · ·			l			1
ILLEGAL DMA ADDRE	SS		1						
ILLEGAL SECTOR/RE	CORD 1	NOT FC	UND	1			i 1		
CRC ERROR			-	1		1	1		
LOST DATA						1			
DATA REQUEST									
BAD DATA FORMAT									

1	"DWRITE" 7 6 5 4 3 2 1 4	01	BIT
1.		1-1	
1	NOT READY		
I	WRITE PROTECTED		1
1	ILLEGAL DMA ADDR		
I	ILLEGAL SECTOR/RECORD NOT FOUND		I I
L	CRC ERROR _		1
L	LOST DATA	11	I I
	DATA REQUEST		1
L	BAD DATA FORMAT		: 1
L		. 1	1

1	"SELDRV"	7	6	5	4	3	2	1	Ø	BIT	
	INVALID DRIVE						· · · · · · · · · · ·		، ا ا		

UTILIZING DISK JOCKEY FIRMWARE

Data transfers to and from the disk must be preceeded by calls to certain Disk Jockey routines. The function of these routines is to set up parameters that will be used during the transfer. The following procedure is suggested:

- Select the drive to be involved in the transfer. This is accomplished by calling the routine "SELDRV" with the proper drive number in register C. The drive need not be selected before every transfer. A drive once selected will remain selected until another drive is specified. For 2-headed drives, the side of a drive should be specified by calling the SETSID routine with the desired side number in the C register.
- 2) If the drive has not been accessed before, the read/write head of the drive is in an unknown position. To initialize the drive a call should be made to "TKZERO" in order to bring the head to track zero.
- 3) Set the DMA address. This involves calling the routine "SETDMA" with the correct value in the B-C register pair. It is not necessary to set the DMA address before every data transfer. If data is always being read into the same area of memory, then only one "SETDMA" call need be made.
- 4) Set the read/write head over the desired track. This involves a call to "TRKSET" with the desired track number in register C. It is only necessary to call the "TRKSET" routine when changing tracks. If the data transfer involves the same track as the previous transfer then no call to "TRKSET" should be performed.
- 5) Set the desired sector number. The sector can be set by calling "SETSEC" with the correct sector number in register C. If the sector has not changed since the previous "SETSEC" call, as with a read-modify-write sequence, then this routine may be skipped.
- 6) Read or write the desired sector. The controller can now be commanded to read or write to the disk by calling "DREAD" or "DWRITE".

The order in which these operations occur is not important with the exception that the "DREAD" or "DWRITE" routine must be called last.

Data Transfer Examples

READ:

Suppose sectors 5, 6, 7 and 8 of track 12, drive 1 are to be read into memory starting at location 7:000Q (700H). The following program will do this:

Example of Disk Read

ØØ1:ØØØ		356	346	1	READ	LXI	SP,ØE6EEH	-
ØØ1:ØØ3	257			2		XRA	A	select drive A
ØØ1:ØØ4	117			3		MOV	C,A	
ØØ1:ØØ5	315	363	341	4		CALL	SELDRV	
ØØ1:Ø1Ø	315	362	341	5		CALL	TKZERO	recalibrate the head
ØØ1:013	Ø16	Ø14		6		MVI	C,12	seek the head to
ØØ1:Ø15	315	313	342	7		CALL	TRKSET	track 12
ØØ1:Ø2Ø	ØØ1	ØØ5	ØØ4	8		LXI	B,4:005Q	sector count&number
ØØ1:Ø23	3Ø5			9		PUSH	В	save sector cnt#
ØØ1:Ø24	ØØl	ØØØ	16Ø	10		LXI	В,7000Н	set up read address
ØØ1:Ø27	315	Ø11	342	11	LOOP	CALL	SETDMA	
ØØ1:Ø32	3Ø1			12		POP	В	restore sect to read
ØØ1:Ø33	3Ø5			13		PUSH	В	
001:034	315	166	342	14		CALL	SETSEC	set up sect to read
ØØ1:Ø37	315	Ø42	342	15		CALL	DREAD	read the sector
001:042	332	Ø7Ø	ØØl	16		JC	ERROR	test for error
001:045	3Ø1			17		POP	В	restore sect cnt#
ØØ1:Ø46	ØØ5			18		DCR	В	update count
ØØ1:Ø47	312	Ø73	ØØ1	19		JZ	DONE	-
ØØ1:Ø52	Ø14			2Ø		INR	С	update sector number
001:053	305			21		PUSH	В	save count&number
ØØ1:Ø54	315	352	341	22		CALL	DMAST	dma address into B-C
ØØ1:Ø57	Ø41	ØØØ	ØØ1	23		LXI	Н,100Н	add sector size to
ØØ1:Ø62	Ø11			24		DAD	В	current address
001:063	345			25		PUSH	Н	new address into B-C
ØØ1:Ø64	3Ø1			26		POP	В	
001:065	3Ø3	Ø27	001	27		JMP	LOOP	continue reading
301: 070	3Ø3	Ø7Ø	ØØl	28	ERROR	JMP	ERROR	error stop
001:073	3Ø3	Ø73	ØØl	29	DONE	JMP	DONE	-

.

Example of Disk Read

•

Ø1ØØ Ø1Ø3	31 EE E6 AF	1	READ	LXI XRA	SP,ØE6EEH A	set up the stack select drive A
0104	4F	3		MOV	C,A	
0105	CD F3 E1	4		CALL	SELDRV	
Ø198	CD F2 E1	5		CALL	TKZERO	recalibrate the head
Ø1ØB	ØE ØC	6		MVI	C,12	seek the head to
ØIØD	CD CB E2	7		CALL	TRKSET	track 12
ø11ø	Ø1 Ø5 Ø4	8		LXI	B,4:005Q	sector count&number
ø113	C5	9		PUSH	B	save sector cnt#
Ø114	01 00 70	10		LXI	В,7000Н	set up read address
Ø117	CD Ø9 E2	11	LOOP	CALL	SETDMA	•
Ø11A	、 C1	12		POP	В	restore sect to read
Ø11B	C5	13		PUSH	В	
Ø11C	CD 76 E2	14	•	CALL	SETSEC	set up sect to read
ØllF	CD 22 E2	15		CALL	DREAD	read the sector
Ø122	DA 38 Ø1	16		JC	ERROR	test for error
Ø125	Cl	17		POP	в .	restore sect cnt#
Ø126	Ø5	18		DCR	В	update count
Ø127	CA 3B Ø1	19		JZ	DONE	-
Ø12A	ØC	20		INR	C .	update sector number
Ø12B	C5	21		PUSH	В	save count&number
Ø12C	CD EA El	22		CALL	DMAST	dma address into B-C
Ø12F	21 ØØ Ø1	23		LXI	Н,100Н	add sector size to
Ø132	Ø9	24	•	DAD	В	current address
Ø133	E5	25		PUSH	H	new address into B-C
Ø134	Cl	26		POP	В	
Ø135	C3 17 Ø1	27		JMP	LOOP	continue reading
Ø138	C3 38 Ø1	28	ERROR	JMP	ERROR	error stop
Ø13B	C3 3B Ø1	29	DONE	JMP	DONE	
	-					

.

WRITE:

The following program writes from memory starting at 200:000Q (8000H) onto tracks 4,5, and 6 of disk drive 1.

ØØ1:ØØØ		356	346	1	WRITE	LXI	SP,ØE6EEH	set up the stack
ØØ1:ØØ3				2		XRA	A	select drive A
ØØ1:ØØ4				3		MOV	C,A	
001:005				4		CALL	SELDRV	
	315			5		CALL	TKZERO	recalibrate the he
ØØ1:Ø13				6		LXI	B,8000H-100	OH set initial adrs
	315		342	7		CALL	SETDMA	
ØØ1:Ø21	Ø76	ØØ4		8	<i>i</i>	MVI	A,4	initial track numb
ØØ1:Ø23	Ø62	112	ØØ1	9	TLOOP	STA	TEMP	save track number
001:026	117		•	10		MOV	C,A	seek to correct tr
ØØ1:Ø27	315	313	342	11		CALL	TRKSET	
ØØ1:Ø32	ØØ1	ØØl	Ø32 .	12		LXI	B,32:001Q	sector count&number
ØØ1:Ø35	3Ø5			13	SLOOP	PUSH	В	save sect and count
ØØ1:Ø36	315	352	341	14		CALL	DMAST	get current addres:
ØØ1:Ø41	Ø41	ØØØ	ØØ1	15		LXI	Н,100Н	update to next sect
001:044	Ø11			16		DAD	В	
ØØ1:Ø45	345			17		PUSH	H	move address to B-C
ØØ1:Ø46	3Ø1			18		POP	В	• • • • • •
ØØ1:Ø47	315	Øll	342	19		CALL	SETDMA	set up new address
ØØ1:Ø52				2Ø		POP	В	restore sect cntν
ØØ1:Ø53	3Ø5			21		PUSH	В	
ØØ1:Ø54	315	166	342	22		CÀLL	SETSEC	set up next sector
ØØ1:Ø57				23		CALL	DWRITE	write the data
ØØ1:Ø62	332	1Ø7	001	24		JC	ERROR	test for error
ØØ1:065		•		25		POP	B	recover sect cntν
ØØ1:Ø66	Ø14			26		INR	С.	update sector
ØØ1:Ø67				27	·	DCR	В	update count
	302			28		JNZ	SLOOP	
ØØ1:Ø73		112	001	29		LDA	TEMP	get current track
ØØ1:Ø76	•			3Ø	•	INR	Α	update track
001:077				31		CPI	7	check if all done
		Ø23		32		JNZ	TLOOP	continue to next trl
ØØ1:1Ø4				33 .	DONE	JMP	DONE	
ØØ1:1Ø7		107	ØØ1	34	ERROR	JMP	ERROR	error exit
ØØ1:112	ØØØ			35	TEMP	DB	Ø	track storage
				36				-

.

.

WRITE:

The following program writes from memory starting at 200:000Q (8000H) to tracks 4,5, and 6 of disk drive 1.

		-		
0100	31 EE E6	1 WRITE	LXI SP,ØE6EB	CH set up the stack
Ø1Ø3	AF	2	XRA A	select drive A
Ø1Ø4	4F .	3	MOV C,A	
Ø1Ø5	CD F3 E1	4	CALL SELDRV	
Ø1Ø8	CD F2 E1	5	CALL TKZERO	recalibrate the head
Ø1ØB	Ø1 ØØ 7F	6	LXI B,8000H-	-100H set initial adrs.
ØlØE	CD Ø9 E2	7	CALL SETDMA	
Ø111	3E Ø4	8	MVI A,4	initial track number
Ø113	32 4A Ø1	9 TLOOP	STA TEMP	save track number
Ø116	4F	10	MOV C,A	seek to correct trk
Ø117	CD CB E2	11	CALL TRKSET	
Ø11A	Ø1 Ø1 1A	12	LXI B,32:00]	Q sector count&number
Ø11D	C5	13 SLOOP	PUSH B	save sect and count
ØllE	CD EA El	14	CALL DMAST	get current address
Ø121	21 ØØ Ø1	15	LXI H,100H	update to next sect
Ø124	Ø9	16	DAD B	
Ø125	E5	17	PUSH H	move address to B-C
Ø126	Cl	18	POP B	
Ø127	CD Ø9 E2	19	CALL SETDMA	set up new address
Ø12A	Cl	2Ø	POP B	restore sect cntν
Ø12B	C5	21	PUSH B	· · · · · · · · · · · · · · · · · · ·
Ø12C	CD 76 E2	22	CALL SETSEC	set up next sector
Øl2F	CD 53 E2	23	CALL DWRITE	write the data
Ø132	DA 47 Ø1	24	JC ERROR	test for error
Ø135	Cl	25	POP B	recover sect cntν
Ø136	ØC	26	INR C	update sector
Ø137	Ø5	27	DCR B	update count
Ø138	C2 1D Ø1	28	JNZ SLOOP	-
Ø13B	3A 4A Ø1	29	LDA TEMP	get current track
Ø13E	3C	3Ø	INR A	update track
Ø13F	FE Ø7	31	CPI 7	check if all done
0141	C2 13 Ø1	32	JNZ TLOOP	continue to next tr
Ø144	C3 44 Ø1	33 DONE	JMP DONE	
Ø147	C3 47 Ø1	34 ERROR	JMP ERROR	error exit
Ø14A	ØØ	35 TEMP	DB Ø	track storage
		36		

DISK SYSTEM SOFTWARE

An assembled Disk Jockey 2D is part of a DISCUS 2 system and also accompanied by a copy of Disk/ATE (tm). Both Disk/ATE is and the Disk Jockey 2D CP/M are tailored to the I/O of the Disk Jockey 2D controller. Both expect that a serial TT terminal is connected to J2 (serial port) of the Disk TTY/RS-232 Jockey. Both are supplied on a write protected diskette (notch open) which should be kept that way. DO NOT COVER THE NOTCH ON THE Finally, both systems are designed to self load when DISKETTE. the disk is placed in drive A and a branch is made to 340:0000 (EØØØH). For CP/M users, the CP/M diskette is accompanied by a series of manuals describing how to back-up a CP/M diskette. The only precaution is that when drive B is to be used for the backup, it must be "logged in" (e.g., DIR B:) before the back-up process begins.

Backing Up Disk/ATE

To make a back-up copy of Disk/ATE, load Disk/ATE and have a blank diskette which is not write protected (the notch should be covered). Follow the steps outlined below:

If You Have a Dual Drive System:

- Perform steps 6 and 7 below, inserting the blank disk in drive B.
- 2) Type: TD A B TD is the transfer disk command with the source drive on the left and the destination drive on the right. This command will copy all the files on drive A to drive B.

If You Have a Single Drive System:

- Type: B16 This command forces ATE to express numbers and addresses in hexidecimal radix.
- 2) Type: L IO2DTBL <T> This command loads the I/O driver symbol table from the disk. After the symbol table is loaded, ATE will be able to search the table for variable values. Some variables will be necessary to accomplish the back-up.
- 3) Type: ? SYSIO.IOEND This is the standard way of interrogating ATE to find the value of variables. SYSIO is the beginning of the I/O driver, and IOEND is the end of the driver. Make a note of these two values because we will need them later.

- 4) Type: L ATETBL <T> This loads a different symbol table from the disk and overwrites the previously known symbols.
- 5) Type: ? BEGIN.END The two parameters typed back represent the extent of ATE except for disk buffers. Make a note of these two values also.
- 6) Type:

GO FMT128 to format single density GO FMT256 to format double density with 256 byte sectors GO FMT512 to format double density / 512 byte sectors GO FMT1024 to format double density / 1024 byte sectors This loads and executes the desired format program. The purpose of this routine is to write the IBM standard sector header and data marks out on the disk, and to put a bootstrap on track zero.

- 7) The selected format program prompts the user through the necessary steps to format a diskette and automatically returns to Disk/ATE when the operation is complete.
- 8) IO2D and ATE must now be saved on the new diskette. IO2D must be the first file on the disk, and ATE must be the second.
- 9) Using the values for SYSIO and IOEND obtained from step 3 above, Type: S IO2D (SYSIO value here)H.(IOEND value here)H The "H" suffix is necessary to force ATE to interpret the preceding number as a hexidecimal number.
- 10) Using the values for BEGIN and END obtained in step 5, Type: S ATE (BEGIN value here)H.(END value here)H
- 11) Disk/ATE has now been copied on the fresh diskette. Files may now be transferred from the original diskette as required.

Backing up other files

Once IO and ATE have been backed up on a diskette, some of the other files on the original diskette from Thinker Toys may need to be moved onto the backup media. There are two types of files presently supported by Disk/ATE: Source and binary. The source files always load into the source area of Disk/ATE and may also be saved on another diskette from the same source area. The Disk/ATE user's manual describes this procedure in detail. When a binary file is first saved on a diskette by Disk/ATE, the starting address is recorded in the directory entry along with the length. The STAT command will display the starting address of a binary file along with its length. The length is given in

22

Disk System Software

increments of 1024 bytes (k). Hence there are 2560 bytes in a file that is 2.5k long. When the file is loaded into memory, otherwise specified (see the Disk/ATE user's manual) unless it will be loaded starting at the address displayed by the STAT command and ending at the address which is the sum of the starting address and the file length. This file can be saved on another diskette (which has been previously formatted) by simply placing the diskette in the drive and typing a S(ave) command followed by the proper beginning and ending address. As an the binary file FMT1024 is 3.0k long and and has example, а To save this file on starting address of 65:0000 (3500H). а back-up diskette, the following steps need to be performed:

- 1) Put the disk that has FMT1024 on it in the drive.
- 2) Type: L FMT1024
- 3) Place the back-up diskette in the drive.
- 4) Type: S FMT1024 65:000Q..100:377Q

This completes the operation. If the write protect notch of the diskette is not covered on the back-up diskette, Disk/ATE will report a disk error and the operation will have to be done over with the notch covered.

The Bootstrap loader

Both Disk/ATE and copies of CP/M which are purchased through Thinker Toys are supplied on diskettes which load into the system through the use of the bootstrap loader DBOOT. To use DBOOT the system should be turned on and the CPU's program counter should be initialized to 340:0000 (E000H) either from the front panel of the computer or through jump-start logic either on the controller or on some other board in the system. A 2-3 second delay occurs the first time DBOOT is called after power-up so that the system has time to stabilize before the disk is accessed. Power should be applied to the drive(s) that are connected to the Disk Jockey controller at approximately the same time it is supplied to the However the system should be given time to stabilize before CPU. a diskette is inserted a drive. DBOOT always loads from drive A. If a diskette is not in place when DBOOT is started, the activity light at the front of drive A is slowly pulsed to indicate that the bootstrap loader is waiting for a diskette to be inserted in the drive and the door to be closed. The proper time to close the door is just AFTER the activity light has flashed. Shortly after the door is closed the drive signals the controller that it is ready and a loader program on sector one of track zero is read into the Disk Jockey RAM. When DBOOT is finished, it transfers control to this secondary loader.

Illustrated below are the details of the pin connections of Jl and J2. In both illustrations, the top of the circuit board is to the right of the drawing. The end pins of both connectors are numbered on the silk screen legend of the PC board. Note that all disk interface signals are active low.

J1

RS232 GROUND RS232 INPUT RS232 OUTPUT TTY+ INPUT TTY- INPUT TTY+ OUTPUT TTY- OUTPUT TTY- OUTPUT	J2 * 1 * 2 * 3 * 4 * 5 * 6 * 7	-DISK DATA -WRITE PROTECT -TRACK ZERO -WRITE GATE -WRITE DATA -STEP -DIRECTION -DRIVE SELECT -DRIVE SELECT -DRIVE SELECT -DRIVE SELECT -DRIVE SELECT -SECTOR -READY -INDEX -LOAD HEAD -IN USE -TWO SIDED	4 4 4 4 3 3 3 3 3 3 3 2 1 2 2 2 2 1 1 1 1 1 1	50 18 14 14 14 14 14 14 14 14 14 14 14 14 15 14 14 15 16 17 18 19 10 11 12 12 12 12 12 12 12 12 12 12 12 13 14 12 <td< th=""><th>* * * * * * * * * * * * * * * * * * * *</th><th>* * * * * * * * * * * * * * * * * * * *</th><th><pre>49 47 45 43 41 39 37 35 31 37 31 29 27 25 23 21 19 17 15 13 1 9 7 5 1 1</pre></th><th>GND GND GND GND GND GND GND GND GND GND</th></td<>	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	<pre>49 47 45 43 41 39 37 35 31 37 31 29 27 25 23 21 19 17 15 13 1 9 7 5 1 1</pre>	GND GND GND GND GND GND GND GND GND GND

General

This section is included for those users of the Disk Jockey 2D who have purchased a copy of CP/M Vers. 1.4 from a source OTHER than Thinker Toys. Copies of CP/M sold through Thinker Toys have the necessary I/O routines to interface CP/M to the Disk Jockey controller and to the DJ2D's serial I/O facility. These patches will help create a SINGLE DENSITY CP/M diskette--NOT a double density one. Though this may seem of marginal interest at first glance, we would point out that this section, combined with the software listings provided in the back of this manual, constitutes an excellent example of interfacing the Discus 2D to a significant disk operating system.

At the end of this section are two listings which are designed to allow the Disk Jockey to be interfaced with the Digital Research CP/M operating system. This can be done with a minimum of effort.

The first listing is the so called "cold start loader" which is used to bring CP/M in from the disk. It also has code which will allow the user easily to write a modified version of CP/M out on the disk. There is even a small routine which writes the "cold start loader" itself on sector 1 of track Ø.

The second listing is CBIOS software (Custom Basic Input-Output System) which is the interface between CP/M and the Disk Jockey controller. The general idea is to key in the cold start loader, use the loader to bring CP/M in from a diskette, enter the CBIOS code and, finally, use the cold start loader to save everything out on a clean diskette.

The "Cold Start Loader"

There are three parts to the cold start loader. LOAD is at address 347:0000 (0E700H) and is designed to read CP/M into memory from location 51:0000 (2900H) to 77:3770 (3FFFH). After loading CP/M, the LOAD routine branches to location 76:0000 (3E00H) which is a routine that initializes several memory locations, prints a sign-on message, and then branches to CP/M proper.

SAVE is at location 347:1110 (ØE749H) and is the reverse of LOAD. SAVE writes out on the disk starting at track Ø sector 2 all memory locations between 51:0000 (2900H) and 77:3770 (3FFFH). After performing this operation, SAVE comes to a dynamic halt at STALL 347:1330 (ØE75BH).

*CP/M is a trademark of Digital Research

INTLZ is a short routine which writes locations 347:0000 (0E700H) through 347:1770 (0E77FH) on sector 1 of track 0. Thus, once the cold start loader is keyed into memory, it can save itself at the right location on the disk.

CBIOS

The standard version of CP/M is designed to run with the Intel MDS development system and floppy disk interface. Most of the CP/M system software is completely independent of the particular 8080 hardware environment in which it happens to be running. However, there is a certain part which must be tailored to the hardware of the host system. This hardware dependent software is completely contained on pages 76 and 77 of CP/M memory (assuming the standard 16K version). CP/M can be made to run on different hardware by changing the software on pages 76 (3E00H) and 77 (3F00H). The CBIOS software which is supplied with the Disk Jockey is designed to let CP/M run when an eight inch full sized floppy disk is attached to the Disk Jockey controller that is plugged into an S-100 main frame.

Patching CP/M

Before actually performing any of the steps below, the Disk Jockey should be plugged into an S-100 bus mainframe, and an 8" disk drive should be connected to the controller. Be sure to observe correct cable orientation. You should have on hand two diskettes: one with CP/M and a blank one that has been formatted. A copy of CP/M which will run on the Disk Jockey will be constructed on the blank disk before any changes are attempted on the original CP/M disk. As a precaution, the diskette with the CP/M binary should have a write protect notch and this notch should NEVER be covered during the following steps.

Step I:

Plug in the controller. Connect the disk to the controller and turn on the the CPU and the disk drive. Do NOT put a diskette in the drive at this time.

Step II:

Be sure the drive is on and the door is OPEN. Initialize the CPU's program counter to 340:0000 and start the machine. After a several second delay, the LED at the top of the controller should turn on and the activity light (if one is present) on the front of the drive should flash briefly every several seconds. Various memory locations in the Disk Jockey RAM are now initialized and the firmware is ready to perform disk transfer operations. Stop the CPU.

Step III:

Enter the "cold start loader" into memory starting at location 347:0000 (0E700H). The instructions will extend from 347:0000 (E700H) to 347:1770 (0E77FH), filling most of the first half of the last page of RAM on the controller.

Step IV:

Set the program counter of the CPU to location 347:1420 (ØE762H), but do NOT start the CPU yet.

Step V:

Insert the BLANK diskette into the drive and close the door. Be sure that the diskette is NOT write protected. (An 8" write protected diskette has a notch near the corner of the diskette diagonally oppoiste the labled corner.) If this notch is missing or covered, the diskette is not write protected. Be sure the diskette is inserted right side up. On a Disk Jockey system, the label will be on the top. The diskette is inserted in the drive with the label held bewteen the thumb and forefinger.

Step VI:

Start the computer. The drive activity light (if one is present) will come on, the head will load and step out to track Ø unless it is there already. After sixteen revolutions of the diskette, the head will unload and the activity light will go off.

Step VII:

Stop the CPU. It should be in the tight loop JMP DONE -- 303 171 347 octal (C3 79 E7 hex). The cold start loader has been written on sector 1 of track 0.

Step VIII:

Remove the diskette from the drive.

Step IX:

Change location 347:001Q (0E701H) from 000Q (00H) to 133Q (5BH) and change location 347:002 (0E702H) from 76Q (3EH) to 347Q (0E7H).

Step X:

Initialize the program counter of the CPU to 347:000Q (E700H) but do NOT start the machine.

Step XI:

Insert the CP/M diskette and be sure that the write protect notch is not covered. Close the door securely

Step XII:

Start the CPU. The head will load and after a second or two the head will step to track 1. Wait for the head to unload and the activity light to go off. CP/M has been loaded into memory between 51:0000 (2900H) and 77:3770 (3EFFH).

Step XIII:

Enter the CBIOS code starting at 76:0000 (3E00H). Be sure to check that the code has been entered correctly.

Step XIV:

Initialize the program counter of the CPU to 347:111Q (E749H) but do NOT start the CPU.

Step XV:

Take the diskette which has the cold start loader on track Ø sector 1 and place it in the drive. Be sure that this diskette is still write enabled (the notch should be covered).

Step XVI:

Start the CPU. The head should load, return to track Ø and write the better part of tracks Ø and 1 before it unloads. After the head unloads, remove the diskette and remove the write enable tab from the diskette. Stop the CPU. The CPU should be executing the JMP STALL instruction -- 3Ø3 133 347 octal (C3 5B E7 hex).

Step XVII:

Connect a terminal to the serial port of the Disk Jockey and adjust the baud rate, parity, stop bits, and word length of the terminal and controller so that they match.

Step XVIII:

Inspect the diskette which was removed in step XVI. Be sure that the write protect notch is NOT covered. Insert the diskette in the drive once again. Initialize the CPU's program counter to 340:000Q (E000H) and start the machine. After a few seconds the terminal should print:

16K CP/M VERS/1.4

After a few more seconds the prompt should appear:

A>

A Disk Jockey version of CP/M is now up and running. After this new version of CP/M has been tested (as documentated in the CP/M manual), Steps I through XVII can be used to alter the original CP/M diskette if desired.

HARDWARE LEVEL REGISTERS

Users desiring a greater level of control over the floppy disk or serial interface may wish to refer directly to the I/O device registers on the DJ from their 8080 or 280 program. There are thirteen one-byte registers-- five of them read only, five write only and three read/write. The registers have eight memory addresses on the S-100 bus with a different register being selected during a read operation and a write operation when the addressed register is read only or write only.

The 1791 controller comprises one of the read only registers (status register), one write only register (command register), and all three of the read-write registers (track, sector, and data registers). The uses of these registers will be touched on only briefly here as there is included in the documentation a detailed data sheet describing the way in which the 1791 controller functions.

The 1602 UART comprises two of the read only registers (input data and status registers) and one of the write only registers (output data). As with the 1791, we do not describe these registers in great detail since a data sheet for the 1602 is also included in the documentation.

The 1791 controller has a negative logic data bus. For this reason the internal bidirectional data bus of the DJ board is also negative logic. However, the bus of the 1602 UART is positive logic. This means that when references are made to the UART registers, the signal levels are opposite to what one would normally expect. In practice then, one should always invert data just before it is written into the UART output register; likewise, data read from the UART should be inverted before it is interpreted.

READABLE REGISTERS

Register Ø - The inverted UART data output register Location 343:37Ø (E3F8 hex) standard Disk Jockey:

Date is stored in this register by the UART after it has been assembled from the serial data input stream. When a new character is assembled and transferred to this register, the UART sets the DR (Data Ready) flag. When this register is read by the CPU, the DR flag is reset by the UART hardware.


Register 1 - The inverted UART status register Location 343:371 (E3F9 hex) standard Disk Jockey

Only the low order five bits of this register have any significance. The meaning of these bits is presented below. The 1602 data sheet should be referred to for a more detailed discussion of these bits. We shall list these signals using

Hardware level registers

their positive logic mnemonics with the understanding that the actual signals read will be the negation of these mnemonics.

INVERTED UART STATUS BITS




FE = Framing Error TBRE = Transmitter Buffer Register Empty DR = Data Ready OE = Overrun Error PE = Parity Error

REGISTER 2 - Disk Jockey status register Location 343:372 (E3FA hex) standard Disk Jockey

This register contains bits that identify the current status of the Disk Jockey and the currently selected drive. Only the six low order bits have any significance in this register. The meanings of these bits are presented below:

DISK JOCKEY STATUS REGISTER



Bits marked with an asterisk reflect the current state of the status lines from the currently selected floppy disk drive. For a detailed specification of these signals see the documentation that accompanys the floppy disk drive. If no drive is currently selected or if the head is not loaded these bits are all high.

- NREADY This bit is a Ø when the currently selected drive is powered up with a diskette in place and the door closed.
- NINDEX This line reflects the status of the INDEX line from the floppy disk drive. It goes to a Ø once per revolution of the diskette.
- N2SIDED- This line is a Ø when a double sided drive is connected to the controller AND there is a double sided diskette in place in the drive with the door closed.

Hardware level registers

- HEAD When this line is a 1 the head of the currently selected floppy disk drive is loaded.
- DATARQ When this line is a 1 the data request line from the 1791 controller is high and the controller is requesting that its data register be read from or written to. When the data register is referenced, this line will change to a Ø.
- INTRQ The 1791 controller sets this line to a one whenever it has completed a command and is no longer busy. This line is reset by a reference to the command register or the status register of the 1791 controller.
- Register 3 Not currently used Location 343:373 (E3FB hex) standard Disk Jockey

Register 4 - 1791 controller status register Location 343:374 (E3FC hex) standard Disk Jockey

This is the status register of the 1791 controller. The meaning of the bit patterns of this register varies depending upon the command that the controller is executing or has executed. See the 1791 data document for a detailed discussion of this register.

WRITE ONLY REGISTERS

Register Ø - The inverted UART data input register location 343:370 (E3F8 hex) standard Disk Jockey

Inverted data is stored is this register by the CPU for serial output by the UART. The UART transfers the data from this register to an internal parallel load serial output register where the start bit optional parity bit and the stop bits are appended to the data. Whenever the UART empties register Ø, the TBRE status bit is raised to inform the CPU that it is possible to output more data to the UART.

Register 1 - Disk Jockey drive control register location 343:371 (E3F9 hex) standard Disk Jockey

This is a six bit register that is used by the Disk Jockey to select one of four drives, select side one or two for double sided drives, and to turn on and off the error flag LED built into the board near the serial connector J2. Only the low order six bits of this register have any significance. The meanings of these bits are presented below.

DRIVE CONTROL REGISTER

	5	4	3	2	1	Ø
LED OFF	1	1	1	1	1	NDRIVEA
SIDE Ø		1	1	ł	1	NDRIVEB
NDRIVED				۱		NDRIVEC

- LED OFF When a zero is stored in this bit the LED at the top of the board near J2 is turned on. A one stored in this bit turns off the LED.
- SIDE Ø When a double-sided drive is connected to the Disk Jockey a one stored in this bit selects head Ø while a zero selects head 1. When a single-sided drive is connected to the Disk Jockey, this bit has no effect on the drive.
- NDRIVED When this bit is a zero and the head is loaded the fourth or last drive is selected. A one written in this bit will deselect the last drive.
- NDRIVEC This is the drive select bit for the third drive connected to the Disk Jockey. A zero selects the third drive when the head is loaded while a one deselects the third drive.
- NDRIVEB The drive select bit for the second drive connected to the Disk Jockey. When the head is loaded, a zero in this bit will select the second drive while a one will deselect it.
- NDRIVEA The drive select bit for the first drive connected to the Disk Jockey. A zero in this bit will select the first drive when the head is loaded and a zero will deselect it.

Only one of the four low order bits of this register should ever be a zero. If more than one of these bits are zero, loading the head will select more than one drive and cause data errors during reads and possible head position errors on seeks.

Register 2 - The Disk Jockey function register Location 343:372 (E3FA hex) standard Disk Jockey


Only the low order six bits of this register have any significance. Two bits load and unload the read/write head of the drive, one determines the density mode that the 1791 controller operates at, another turns on and off the VCO of the phase-lock loop, and yet another controls the master reset of the 1791 controller. The final bit controls the way that the CPU will access the data register of the 1791. During power-up, this register is initialized so that it is as if ones had been written

33

Hardware level registers

in all six bits. detailed below. The specific funciton of the various bits is

DISK JOCKEY FUNCTION REGISTER



- VCOFF This bit controls the voltage controlled oscillator (VCO). A one written in this bit will turn the VCO off while a zero will turn the VCO on. The VCO must be on to read data from the disk.
- CLRFDC A one written in this bit will reset the 1791 controller. The chip will remain in the reset state until this bit is changed to a zero. When the reset signal is removed the 1791 executes a restore (seek to track zero).
- During data transfers, when the CPU references the AENBL 1791's data register the PREADY line (S-100 bus line 72) is brought low which puts the processor in a wait The CPU remains in this state until the state. 1791 raises its DATA REQUEST line. This mode of operation dispenses with the usual status test during data transfers and makes it possible for the Disk Jockey to run at double density speeds without having to use a DMA channel. However there are times when the CPU needs access to this register when the DATA REQUEST is low (before a seek command is issued for example). When the AENBL bit is a one the stall logic that usually governs accesses to the 1791's data register is disabled. This allows the CPU to have access to this register as if it were a normal memory location. However, before the Disk Jockey can correctly transfer data to or from the floppy disk drive, this bit must be a zero so that the CPU can synchronize its data transfers to the 1791 controller.
- SINGLE

- When this bit is a one, the DJ board will read and write data to and from the disk in single density. When this bit is a zero, reads and writes are performed in double density.

Hardware level registers

HDØ,HD1 - These two bits control the loading of the read/write head. Their functional character is detailed in the table below.

	HDl	HDØ	Read/write head function
i-	Ø	Ø	not allowed
1	ø	1	head is loaded
1	1	Ø	head is unloaded
1	1	1	1791 may unload head
1_		اا	

Register 3 - Not currently used Location 343:373 (E3FB hex) standard Disk Jockey

Register 4 - 1791 controller command register Location 343:374 (E3FC hex) standard Disk Jockey

This is the command register of the 1791 controller. There are four different classes of commands and within each class there are a number of separate commands that the controller can execute. See the 1791 data document for a detailed discussion of this register and its use.

READ-WRITE REGISTERS

Register 5 - 1791 track register Location 343:375 (E3FD hex) standard Disk Jockey

The 1791 controller uses this register as a reference to where the read/write head of the disk drive is positioned. Extreme care should be exercised when writing in this register. If care is not exercised, seek errors may likely occur. See the 1791 data document for a more detailed discussion.

Register 6 - 1791 sector register Location 343:376 (E3FE hex) standard Disk Jockey

This is the sector register of the 1791 controller. Only one of the commands will cause the 1791 to write in this register. Generally the 1791 uses this register to determine which sector is to be read or written. See the 1791 data document for a more detailed discussion.

Register 7 - 1791 data register Location 343:377 (E3FF hex) standard Disk Jockey

This is the data register of the 1791 controller. Data is written into this register when the controller is writing to the disk. Data is read from this register when the controller is

Hardware level registers

reading from the disk. The desired track number is also written in this register when seek commands are issued to the controller. As before the 1791 data document should be referred to for a more complete discussion

FINAL NOTE

The Disk Jockey firmware contains numerous examples illustrating the use of the hardware registers listed above. A comprehensive study of the two Western Digital data documents along with a careful examination of the Disk Jockey firmware will equip the interested user with enough knowledge to control the disk drive at the hardware level.

DJ2D REVISION 4 PARTS LIST

[] 1	5" x 10" printed circuit board
[] 1	24Ø Ohm 1/4 watt 5% resistor red-yellow-brown
[] 3	330 Ohm 1/4 watt 5% resistors orange-orange-brown
[] 2	47Ø Ohm 1/4 watt 5% resistors yellow-purple-brown
[] 2	750 Ohm 1/2 watt 5% resistors purple-green-brown
[] 12	lk Ohm 1/4 watt 5% resistors brown-black-red
[]]1	1.5k Ohm 1/4 watt 5% resistor brown-green-red
[] 3	3.3k Ohm 1/4 watt 5% resistors orange-orange-red
[] 3	4.7k Ohm 1/4 watt 5% resistors yellow-purple-red
[] 2	5.36k Ohm 1/8 watt 1% resistors - These two parts replace the 6.19k 1% resistors which appear on the parts legend of the circuit board.
[] 2	lØk Ohm 1/4 watt 5% resistors brown-black-orange
[] 1	ll.Øk Ohm 1/8 watt 1% resistor - This part replaces 13.Øk 1% resistor which appears on the parts legend of the circuit board.
[] 2	27k Ohm 1/4 watt 5% resistors red-purple-orange
[] 1	47k Ohm 1/4 watt 5% resistors yellow-purple-orange
[] 4	l Megohm 1/4 watt 5% resistors brown-black-green
[] 1	18Ø Ohm 1/8 watt 5% 9 resistor SIP array
[] 2	3.3k Ohm 1/8 watt 5% 9 resistor SIP array
[] 3	33 picofarad 5% silver mica capacitors - Two of these parts replace the 100 picofarad capacitors which appear on the parts legend of the circuit board.
[] 2	47 picofarad 2% or 1% silver mica capacitors
[] 1	112 picofarad 2% or 1% silver mica capacitor
[] 1	470 picofarad 5% silver mica capacitor
[] .1	.ØØl microfarad disk capacitor
[] 1	.Øl microfarad mylar capacitor

DJ2D Revision 4 Parts List

[]	1	1.5 microfarad dipped tantalum capacitor
[]	5	1.8 microfarad axial lead tantalum capacitors
[]	2	39 microfarad axial lead tantalum capacitors
[]	19	Disk by-pass capacitors - may vary in value from .01 to .1 microfarads depending on current supplies
[]	1	Dual-in-line 50 conductor right angle header
[]	1	Single-in-line 7 conductor right angle header
[]	2	Heat sinks for 5 volt regulators
[]	4	6-32 5/16 flat head machine screws
[]	4	6-32 1/4 hex machine nuts
[]	1	5.0688 MHz HU/18 Crystal
[]	1	10.0000 MHz HU/18 Crystal
[]	2	8 position DIP switch arrays 4D,13D
[]	4	1N914/4820-0201 signal diodes
[]	1	1N751A 5.1 volt 5% Zener diode
[]	1	RL209 light emitting diode
[]	2	2N39Ø4 transistors
[]	2	2N39Ø6 transistors
[]	1	8 pin low-profile socket
[]	15	14 pin low-profile sockets
[]	16	16 pin low-profile sockets
[]	5	18 pin low-profile sockets
[]	4	20 pin low-profile sockets
[]	2	40 pin low-profile sockets
[]	.2	74LS00 quad 2-input NAND gate 3D
[]	1	74LS02 quad 2-input NOR gate 4C
[]	1	7404 hex inverter 2B

DJ2D Revision 4 Parts List

•

[]	2	74LSØ4/LS14 hex inverter 7B,10	в
[]	1	74LSØ8 quad 2-input AND gate 11	D
[]	1	74LS13/20 dual 4-input NAND gate 81	в
[]	1	74LS30 8-input NAND gate 70	С
[]	2	74LS32 quad 2-input OR gate 7A,60	С
[]	3	74LS74 dual D type flip-flop 3B,9B,20	C
[]	1	74LS132 quad 2-input NAND Schmitt Trigger 31	В
[]	1	74LS155 dual 1 of 4 decoder 92	A
[]	1	74LS161 hexidecimal counter 11	В
[]	1	74165/74LS165 8 bit parallel load shift register 2	D
[]	2	74LS174 hex register with clear 12C,130	С
[]	2	74LS221 dual monostable - These two parts 4B,61 replace the 74221 IC which appears on the silk screened legend of the circuit board.	B
[]	2	74LS24Ø octal tri-state buffer 9D,10	D
[]	2	74LS240/244 tri-state buffer 5D,6	D
[]	3	74LS365/74LS367 hex tri-state buffer 10A,7D,8	D
[]	1	74LS366/74LS368 hex tri-state inverter buffer 12	~
			в
[]	2	74366/74368 hex tri-state inverter buffer 11B,13	
	2 . 1	74366/74368 hex tri-state inverter buffer 11B,13 74390/74LS390 dual decade counter 10	в
		74390/74LS390 dual decade counter 10	в
[]	. 1	74390/74LS390 dual decade counter 10	B C C
[]	. 1 1	74390/74LS390 dual decade counter 10 MM6300/6301/82S129/74S287 4 x 256 PROM 50	B C C A
[]	. 1 1 1	74390/74LS390 dual decade counter 10 MM6300/6301/82S129/74S287 4 x 256 PROM 50 MMI6331/74LS288 8 x 32 PROM 82	B C C A C
[] [] []	. 1 1 1 2	74390/74LS390 dual decade counter 10 MM6300/6301/82S129/74S287 4 x 256 PROM 50 MMI6331/74LS288 8 x 32 PROM 81 MM6353/82S137/PB426 4 X 1024 PROM 80,110	B C C A C C
[] [] [] []	. 1 1 1 2 2	74390/74LS390 dual decade counter 16 MM6300/6301/82S129/74S287 4 x 256 PROM 56 MMI6331/74LS288 8 x 32 PROM 82 MM6353/82S137/PB426 4 x 1024 PROM 8C,116 2114-3L 4 x 1024 low power 300NS static RAM 9C,106	B C C A C C D

DJ2D Revision 4 Parts List

[] 1 1458/4558 dual op-amp
[] 2 7805 monolithic 5 volt regulator
[] 1 7812 monolithic 12 volt regulator
[] 1 7912 monolithic -12 volt regulator

CABLE CONNECTIONS

Drives on Discus systems are connected in daisy chain fashion to the controller board, as illustrated below.

		I	1	
	Optional			
Controller	Drive D	Drive C	Drive B	Terminated

As can be seen from the above figure, Drive A is located at one end of the cable and is the only terminated drive on the cable. The location of any additional drives on the cable is not important as long as they are not at the end of the cable. Again, extra drives are not terminated.

Aside from termination, the only physical difference between an "A" and a "B" drive, or between any two differently addressed drives, is the jumper strapping on the PC board of the drives. Strapping a drive for termination and drive selection is documented in the Shugart OEM manual.

Four different daisy chain cables are available for one, two, three or four drive systems. A daisy chain cable is simply a parallel cable. Not all available connectors on a multiple drive cable need be filled for the system to function. Also, a dual system with drives addressed, say, as "A" and "C" would work fine as long as the operator remembered to refer to the second drive as "C" rather than "B". In other words, the absence of a "B" drive in no way "locks out" the "C" and "D" drives.

The following rule applies to all cable configurations supplied by Thinker Toys:

The 50 pin flat ribbon cable provided with the Discus system should be connected to the Disk Jockey controller board so that the cable extends out over the solder side of the PC board-- not the component side.

Whichever end of the 50 pin flat ribbon cable is chosen to plug into the controller board, that side of the cable which is on the LEFT (closer to the heat sink) as it connects to the controller should be UP as it connects to each and every drive on the system. Thus, Jl pin 50 on the DJ controller board should come in to each disk drive via the top part of the male 50 pin connector attached to the cabinet of each drive. If the LED on the front of the drive comes on upon power up, the cable is on backwards and should be reversed. The LED on the front of the drive should light up only when a command has been issued to load the head.

Any visual "key" such as an arrow or triangle on a connector should be used solely as an aid in implementing the connection scheme described above.

BAUD RATE SELECTION

Paddles 1 to 4 of Switch 2 in the lower right corner of the DJ control the baud rate for the 1602 UART. Sixteen separate baud rates, ranging from 50 to 19,200, are available. The following table lists all possible switch settings for baud rate selection.

SW2-1	SW2-2	SW2-3	SW2-4	BAUD RATE
on	on	on	on	50
on	on	on	off	75
l on	on	off	on	110
l on	on	off	off	134.5
l on	off	on	on	150
l on	off	on	off	300
l on	off	off	on	600
o n-	off	off	off	1200
off	on	on	on	1800
off	on	on	off	2000
off	on	off	on	2400
off	on	off	off	3600
off	off	on	on	4800
off	off	on	off	7200
off	off	off	on	9600
off	off	off	off	19200
1				1

BAUD RATE SWITCH SETTINGS

WORD LENGTH

Paddle 7 of Switch 2 controls data word length selection for the 1602 UART. Placing paddle 7 in the "on" position sets the word length to 7 bits, while "off" fixes the word length to 8 bits. The table below gives the word length selection settings for the DJ.

WORD LENGTH SELECTION

SW2-7	WORD LENGTH
"on"	7 BITS
"off"	8 BITS
	1

Serial I/O Switch Settings

STOP BIT COUNT

SW2-5 controls the number of stop bits, either one or two, which the UART sends after each data word. The "off" position will set the device to two stop bits, and the "on" position to one.

Most devices are extremely tolerant concerning stop bit setting. As a general rule, if a device fails to communicate with the Disk Jockey, it is not because the stop bit setting is incorrect.

STOP BIT COUNT SELECTION

1	SW2-5	1	STOP BIT COUNT
1_			
1	"on"		1 STOP BIT
1	"off"	1	2 STOP BITS
1_		1	1

PARITY

If paddle 6 of switch 2 is in the "off" position, the UART will not generate any parity bits at the end of the serial data word. If the paddle is in the "on" position, refer to the table below for the proper parity setting via paddle 8.

PARITY SWITCH SETTING

1	SW2-8	PARITY	
	"on" "off"	ODD PARITY EVEN PARITY	
i			

POWER-ON JUMP TABLE WITH 74LS240'S AT 5D AND 6D

(REV 3 BOARDS SHOULD USE 244'S ONLY)

SET PADDLE 6 OF SW1 TO "off" FOR 74LS240'S SET PADDLE 7 OF SW1 TO "on" TO ENABLE POWER-ON JUMP (SW1 is the switch to the LEFT)

JUMP ADDRESS

SWITCH SETTING

Octal	Hex	SW1-1	SW1-2	SW1-3	SW1-4	SW1-5
		(A15)	(Al4)	(Al3)	(Al2)	(All)
ØØØ:ØØØ	ØØØØ	off	off	off	off	off
Ø10:000	0800	off	off	off	off	on
Ø20:000	1000	off	off	off	on	off
030:000	1800	off	off	off	on	on
Ø4Ø:ØØØ	2000	off	off	on	off	off
Ø50:ØØØ	2800	off	off	on	off	on
Ø60:ØØØ	3000	off	off	on	on	off
Ø7Ø:ØØØ	3800	off	off	on	on	on
100:000	4000	off	on	off	off	off
110:000	4800	off	on	off	off	on
120:000	5000	off	on	off	on	off
130:000	5800	off	on	off	on	on
140:000	6000	off	on	on	off	off
150:000	6800	off	on	on	off	on
160:000	7000	off	on	on	on	off
170:000	7800	off	on	on	on	on
200:000	8000	on	off	off	off	off
210:000	8800	on	off	off	off	on
220:000	9000	on	off	off	on	off
230:000	9800	on	off	off	on	on .
240:000	AØØØ	on	on	on	off	off
250:000	A800	on	off	on	off	on
260:000	BØØØ	on	off	on	on	off
270:000	B8ØØ	on	off	on	on	on
300:000	CØØØ	on	on	off	off	off
310:000	C800	on	on	off	off	on
320:000	DØØØ	on	on	off	on	off
330:000	D800	on	on	off	on	on
340:000	EØØØ	on	on	on	off	off
350:000	E8ØØ	on	on	on	off	on
360:000	FØØØ	on	on	on	on	off
370:000	F8ØØ	on	on	on	on	on

POWER-ON JUMP TABLE WITH 74LS244'S AT 5D AND 6D

(REV 3 BOARDS SHOULD USE 244's ONLY)

SET PADDLE 6 OF SW1 TO "on" FOR 74LS244'S SET PADDLE 7 OF SW1 TO "on" TO ENABLE POWER-ON JUMP (SW1 is the switch on the LEFT)

JUMP ADDRESS

SWITCH SETTING

Octal	Hex	SW1-1	SW1-2	SW1-3	SW1-4	SW1-5
		(A15)	(Al4)	(A13)	(Al2)	(All)
ØØØ:ØØØ	ØØØØ	on	on	on	on	on
Ø1Ø:ØØØ	Ø 8 Ø Ø	on	on	on	on	off
Ø2Ø:ØØØ	1000	on	on	on	off	on
030:000	1800	on	on	on	off	off
Ø40:ØØØ	2000	on	on	off	on	on
Ø5Ø:ØØØ	28ØØ	on	on	off	on	off
Ø6Ø:ØØØ	3000	on	on	off	off .	on
Ø70:000	3800	on	on	off	off	off
100:000	4000	on	off	on	on	on
110:000	4800	on	off	on	on	off
120:000	5000	on	off	on	off	on
130:000	5800	on	off	on	off	off
140:000	6000	on	off	off	on	on
150:000	6800	on	off	off	on	off
160:000	7000	on	off	off	off	on
170:000	7800	on	off	off	off	off
200:000	8000	off	on	on	on	on
210:000	8800	off	on	on	on	off
220:000	9000	off	on	on	off	on
230:000	9800	off	on	on	off	off
240:000	AØØØ	off	on	off	on	on
250:000	A8ØØ	off	on	off	on	off
260:000	BØØØ	off	on	off	off	on
270:000	B8ØØ	off	on	off	off	off
300:000	CØØØ	off	off	on	on	on
310:000	C8ØØ	off	off	on	on	off
320:000	DØØØ	off	off	on	off	on
330:000	D800	off	off	on	off	off
340:000	EØØØ	off	off	off	on	on
350:000	E8ØØ	off	off	off	on	off
360:000	FØØØ	off	off	off	off	on
370:000	F8ØØ	off	off	off	off	off
						·

BOOT LED

Near the upper left corner of the DJ2D board, just to the right of terminal connector J2, is the boot LED. This LED will flash on and off if the DBOOT routine reports an error. Since the boot routine is not affected by terminal I/O, this LED can help in determining whether a no-go attempt at bringing up an operating system is due to faulty I/O hardware and/or drivers or due to some other cause-- memory, media, controller, CPU etc.

PHANTOM ENABLE

The DJ2D will respond to the PHANTOM line-- S-100 pin 67-- if paddle 8 of SW4 is placed in the 'on' position. This paddle is the lowest paddle of the LEFT switch, at location 4D. The DJ2D will become de-selected when the PHANTOM line goes active if this paddle is 'on'. If this paddle is placed in the 'off' position, the DJ2D will ignore the PHANTOM line. In order for the Power-on Jump feature of the DJ2D to work on a SOL computer, the PHANTOM Enable Switch must be 'on'.

POWER STABILIZATION

When booting a disk for the first time after powering up, the head on Drive A will not load (as evidenced by the LED on the drive door release) for a second or two. After this initial boot, all subsequent boots should load the head immediately until power is turned off and on (erasing memory). During a boot, the firmware on the DJ2D searches its internal RAM for a bit pattern to indicate that at least one boot has taken place since power up. If no such bit pattern is present, a short delay will be inserted to allow all components in the system to stabilize.

BOOTING WITHOUT A DISKETTE

If no diskette has been placed in Drive A and a boot is attempted (as is often the case during a power-on-jump when а system is first powered up), the LED on Drive A will flash on briefly about once every second. It is possible to execute a Insert the system diskette into Drive A. boot in this mode. Do lower the drive door, but push the diskette into the drive not far enough so that it locks into place (the higher the drive door, the easier for the diskette to lock into place). Wait for LED on the diskette release button to flash on and off the red and, when it goes off, close the drive door. The diskette will boot the next time the LED goes on.

FAST REFERENCE FOR DJ2D DIP SWITCHES

4D

ALL

13D

(Setting for some paddles on SWl at 4D depend upon whether 74LS240's or 74LS244's are used in locations 5D and 6D.)

, ON OFF X 1 X 2 Χ 3 Х 4 χ .5 678 X X X

ASSEMBLY INSTRUCTIONS

WARNING! IMPROPER ASSEMBLY OF THIS KIT WILL VOID THE WARRANTY. READ THESE INSTRUCTIONS CAREFULLY BEFORE ATTEMPTING TO CONSTRUCT THIS KIT

INVENTORY

Make sure that all parts listed in the Parts List have been included. Notify Thinker Toys immediately if any are missing. Also, quickly return all extra parts.

USE BENDING BOARD

With the exception of the axial tantalum capacitors and the 1/2 watt 750 Ohm resistors, all the resistor and diode leads should be bent to .5 inches. The leads of the 750 Ohm resistors should have a spacing of .6 inches. The axial lead tantalum capacitors should be bent to .7 inches. Use of a bending block will give your finished kit a more professional look.

USE SOCKETS

Sockets are provided for every IC on the Disk Jockey.

NO REPAIR WORK WILL BE ATTEMPTED ON ANY RETURNED BOARD WITH ANY IC SOLDERED DIRECTLY TO THE CARD

ORIENTATION

When this manual refers to the bottom of the circuit board it means the side with the gold S-100 edge connectors. Right and left assume a view from the component side of the board which has the silk screen legend.

All IC sockets will either have their pins numbered or have a 45 degree angle across the corner of pin one. On the Disk Jockey, all sockets and all IC's have pin 1 closest to the bottom right corner of the board.

Assembly Instructions

The tantalum capacitors are polarized. The dipped tantalum cap has a red dot at its positive lead. This lead should be inserted at the bottom of the oval legend where the "+" sign is located. The 1.8 microfarad capacitor's positive lead is identified by a circular "tit" where it enters the body of the housing. The positive end of the 39 microfarad capacitors is identified by a red band. The silk screen identifies the positive lead of these axial parts with a "+" sign. The by-pass caps, identified on the silk screened legend by an asterisk "*" enclosed by an oval, are not polarized. The .Øl mylar cap and the .ØØl disk cap are not polarized.

The two DIP switch arrays are to be positioned so that switch paddle number 1 is toward the top of the board.

The SIP resistor packs, historically prone to being inserted backwards, should have their white dot nearest the white dot on their respective legends. This turns out to be down for the two 3.3k Ohm packs at the bottom of the board and to the right for the 180 Ohm pack just below the Jl connector at the top right of the board.

The crystals included in this kit have a piece of foam pad attached to their PC board side. When these parts are installed, the protective paper on the back of the pad should be peeled off just before the leads are inserted through the circuit board at the position indicated on the parts legend. The foam pad has an adhesive on it which will hold the crystal to the circuit board. The pad and the adhesive are insulators so that no short circuit can occur when the crystal is installed.

The orientation of the transistors is indicated on the silk screen legend of the circuit board, as is their type number. A very common cause of smoke on power-up is a 2N3906 correctly oriented in the place of a 2N3904 and vice versa.

The black band at one end of the diodes marks the cathode and should correspond to the white arrow point on the legend of the circuit board.

Placing the 50 pin flat cable connector, Jl, upside down is a disaster. The angled pins should go through the circuit board. Only the longer straight pins are long enough to accept the ribbon cable to the disk drive. The I/O connector, J2, should be positioned so that the longer angled pins point toward the top of the board while the shorter straight pins go through the circuit board.

Assembly Instructions

EXAMINE THE BOARD

Visually examine the circuit board for any trace opens or shorts. A concentrated five minute scrutiny will uncover most trace defects. Several hours of scattered, unconcentrated scrutiny generally won't reveal anything. Take special care that no shorts or opens exist on those areas of the circuit board that will be covered by IC sockets. Ohm out any suspicious looking traces for either shorts or discontinuity as appropriate. Return immediately any bare board found to be flawed. Such boards will be replaced under warranty.

SOLDERING AND SOLDER IRONS

The most desirable soldering tool for complex electronic kits is a constant temperature iron with an element regulated at 650 degrees F. The tip should be fine so that it can be brought into close contact with the pads of the circuit board. Such irons are available from Weller and Unger and should be part of any electronics shop.

There are three important soldering requirements for building this kit:

1. Do not use an iron that is too cold (less than 600 degrees F) or too hot (more than 750 degrees F).

2. Do not hold the iron against a pad for more than about six seconds.

3. Do not apply excessive amounts of solder.

The recommended procedure for soldering components to the circuit board is as follows:

1. Bring the iron in contact with BOTH the component lead AND the pad.

2. Apply a SMALL amount of solder at the point where the iron, component lead, and pad ALL make contact.

3. After the initial application of solder has been accomplished with the solder flowing to the pad and component lead, the heat of the iron will have transferred to BOTH the pad AND lead. Apply a small amount of additional solder to cover the joint between the pad and the lead.

DO NOT PILE SOLDER ON THE JOINT! EXCESSIVE HEAT AND SOLDER CAUSE PADS AND LEADS TO LIFT FROM THE CIRCUIT BOARD. EXCESSIVE SOLDER IS THE PRIMARY CAUSE FOR BOARD SHORTS AND BRIDGED CONNECTIONS.

PARTS INSTALLATION

[] Install and solder the four signal diodes (1N914 or equivalent) and clip the excess leads from the parts. Be sure that the black bands of the diodes are positioned to match the arrow points of the white legend of the circuit board

PROTECT YOUR EYES WHEN YOU CLIP COMPONENT LEADS AFTER SOLDERING

[] Install and solder all the 1/4 watt resistors in place. Do this in sections so that the leads can be conveniently clipped.

[] Install, solder, and trim the leads of the 1% precision resistors.

[] Install, solder, and trim the lead of the 1N751A Zener diode. Be sure that the black band of the diode is to the left as indicated by the white arrow point.

[] Next, install, solder and trim the leads of the 750 Ohm 1/2 watt resistors.

[] Install and solder the 40 pin sockets first, then the 20, 18, 16, and 14 pin sockets in that order. Finally install and solder the 8 pin socket. By installing the sockets in this order, a smaller sized socket will never be placed in a larger sized position.

[] Install and solder the SIP resistor pack arrays. The top pack should have its white dot to the right while the bottom packs will have their white orientation dots to the bottom of the circuit board.

[] Install and solder the 5 axial lead 1.8 microfarad capicators. The top two have their "+" leads to the right while the bottom three have their "+" leads to the left. Clip the excess leads from the parts.

[] Install, solder, and clip the leads of the two 39 microfarad caps. The red band of these parts must point to the right.

[] Bend the leads of the 7812 and 7912 regulators, skipping the 7805's for now. Placing a nut on top of the regulator, insert a screw from the bottom of the circuit board through the hole of the board and through the hole of the regulator. Hand tighten the nut. Solder the leads. Tighten the screws firmly.

Parts Installation

[] After bending the leads 90 degrees, install and solder the two crystals in place. Clip the excess leads. Fix them to the circuit board by peeling the protective paper off their foam pad and pressing the pad against the board. Be sure to solder the crystals into place so that their padded side will fall into the area outlined on the silk screened legend.

[] Install and solder the two connectors Jl and J2. Be sure to reread the orientation section before installing these parts.

[] Install and solder the light emitting diode at the top of the board just to the right of J2. One of the leads of this diode is longer than the other. The longer lead is the anode and must be to the left when the part is inserted. Clip the excess leads after soldering.

[] Install, solder and clip the leads of the 1.5 dipped tantalum cap just below J2. Be sure that the lead with the red dot is pointed toward the bottom of the circuit board.

[] Install, solder and clip the 33 picofarad silver mica cap just to the left of the 10 Meg crystal in the upper left corner of the board.

[] Install, solder and clip the two 47 picofarad silver mica caps above and below the 74221 IC at location 4B.

[] Install, solder and clip the two 33 picofarad silver mica caps-- one below the 74LS165 IC at location 2D and the other between the 74LS244 IC (labeled 74LS240 on the silk screened legend) at 6D and the 74LS367 at 7D.

[] Install, solder and clip the 112 picofarad silver mica cap beneath the 74221 IC at location 6B.

[] Install, solder and clip the 470 picofarad mica cap beneath the 7404 IC at location 6B.

[] Install, solder and clip the .001 microfarad disk cap to the left of the 74LS74 IC at location 6A.

[] Install, solder and clip the .01 microfarad mylar cap to the left of the 1458/4558 IC at location 4A.

[] Install, solder and clip the leads of the three transistors near J2, and of the 3904 transistor below DIP switch 4D, carefully observing the placement and orientation information silk screened on the circuit board.

[] Install and solder the two DIP switch arrays. Switch 1 of each DIP should be positioned toward the top of the board.

Parts Installation

[] Install, solder, and clip the leads of the 19 by-pass capacitors whose positions are identified by an oval with an asterisk "*" in the middle.

[] Bend the leads of the two 7805 regulators and insert them in the circuit board. Place a separate, finned heat sink between the regulator and the board, work a screw from the back of the board through the board, heat sink, and regulator and hand tighten into the nut on top of the regulator. Solder the leads and adjust the wings of the separate heat sink and, finally, tighten the screw.

CLEAN AND EXAMINE THE BOARD

Use flux cleaner to remove solder rosin residue. Examine the circuit board carefully for shorts, solder bridges, or missed pins.

HOW TO FIND WHERE TO PLACE PARTS

For parts placement, please see the silk screened legend on the printed circuit board.

When placing IC's in their sockets (which you should NOT do at this time!), be aware of the following deviations from or options to the IC numbers marked on the silk screened legend:

--Where the silk screened legend calls for a "6.19" K resistor, use a 5.36K precision resistor.

--Where the silk screened legend calls for a "13.0" K resistor, use an 11.0K precesion resistor.

--Though the silk screened legend says "100P" for the lower two silver mica caps, 33 picofarad caps should be used at these two locations.

--Though the silk screened legend says "LS240" at 5D and 6D, 74LS244's may also be used here. Only 240's should be used at 9D and 10D.

--Only a 7404 should be placed in location B3, as indicated in the legend. An "LS" part, either a 74LS04 or a 74LS14, must not be substituted.

--Location 3C, which which is marked "LSØØ", should have a 74LS132-- NOT a 74LSØØ.

With the exception of those parts listed above, IC's may vary from those marked on the silk screened legend if they are listed as alternate IC's (following a slash) in the Parts List on pages 29-31. DO NOT INSERT ANY IC'S IN THEIR SOCKETS AT THIS TIME

INITIAL CHECK-OUT AND POWER-UP

Before inserting any IC's in their sockets perform the following check-out procedure:

1. Re-check the back of the board for solder shorts and bridged connections and for pins of IC sockets that have not been soldered. These unsoldered pins can cause aggravating intermittant probems during check-out.

2. Re-check components for orientation and make sure all components to be soldered have been soldered.

3. With an ohm meter, check for shorts between all regulated voltages (+5V, -5V, +12V, -12V) and ground and between any two regulator outputs (all regulator output pins are on the right side of the regulator, towards the bottom of the circuit board in this case). Check for shorts between S-100 supply voltages (+8V, +16V, -16V) and ground. S-100 pins 1 and 51 hold 8 volts, pin 2 holds +16 volts, and pin 52 -16 volts. Ground is on S-100 pins 50 and 100. Check these voltages for shorts amoung each other.

4. Place the board WITHOUT IC's into an empty system bus slot and power up. In case of smoke, power down immediately and investigate.

5. With a VOM or scope, check the regulators for +5V (both of the 7805's), +12V, and -12V. The bottom pin of all four regulators is the output. Check for Vcc and ground on all IC's. Check for +12V on the 1791 controller, the 2941 baud rate generator, and the 1458/4558 op amp. Check for -12V on the 1602 UART and the 1458/4558 op amp. Finally, check for -5V on the 2941 baud rate generator. If everything is OK, power down and proceed to the next step.

IC INSERTION

If an IC insertion tool is not available, IC leads should be straightened a ROW at a time, not by the individual PIN. The edge of a straight sided table is an excellent device for this operation. Hold the IC by the plastic case, place one row of legs against a flat surface and push very slightly. Repeat with the opposite row. Continue this procedure until the legs of the IC can be inserted with minimum effort into its socket.

When inserting an IC into its socket, take care that you DO NOT BEND THE IC'S LEGS UNDERNEATH ITS PLASTIC PACK. This is an extremely common error and can escape even a fairly careful visual inspection.

Parts Installation

If IC pins become bent under during insertion, use a long nose pliers to straighten them and try again. When removing an IC from its socket, use an IC remover, an IC test clip (another must for any electronics shop) or a miniature screw driver. DO NOT ATTEMPT TO REMOVE AN IC WITH YOUR FINGERS. You will bleed on severely bent pins.

Once all IC's have been inserted, re-check for bent pins. Then check twice for proper orientation. Upside down IC's are generally destroyed upon power up.

IF FOR ANY REASON IT BECOMES NECESSARY TO REMOVE ACOMPONENT WHICH HAS BEEN SOLDERED TO THE CIRCUIT BOARD,CLIP ALL LEADS BEFORE REMOVING. THIS WILL REDUCE THECHANCE OF LIFTING PADS OFF TRACES.

POWER UP

If all previous checks have been performed, you are ready to put power to your fully populated board. In an empty system with power off, insert the Disk Jockey and power up. If the board smokes, power down and investigate. If not, measure the regulated voltages again.

If any voltages have been lost since powering up the bare board, power down and check for upside down IC's. Isolate the possible faulty chip or chips by powering down, removing a section of IC's, and powering up again. Continue this sequence until the faulty IC or IC's are found.

> BE SURE NEVER TO INSERT OR REMOVE A BOARD | WITH POWER ON! THIS MAY DAMAGE THE BOARD |

This completes the initial check-out of your Disk Jockey.

DJ2D REV4 MEMORY MAP

HEX ADDRESS	FUNC	FION	OCTAL ADDRESS							
EØØØ-E3F7	 ROM FIE	ROM FIRMWARE								
	I I/O REC	/O REGISTERS								
	WHEN READ	WHEN WRITTEN								
E3F8	UART INVERTED DATA INPUT	UART INVERTED DATA OUTPUT	343:370							
E3F9	UART INVERTED STATUS	DISK JOCKEY FUNCTION	343:371							
E3FA	DISK JOCKEY STATUS	DRIVE CONTROL REGISTER	3.43: 372							
E 3FB	NOT	USED	343:373							
E3FC	1791 CONTROLLER STATUS	1791 CONTROLLER COMMAND	343:374							
E3FD	1791 TRAC	K REGISTER	343:375							
E3FE	1791 SECTO	OR REGISTER	343:376							
E3FF	1791 DATA	1791 DATA REGISTER								
E400-E7FF	 Ri	AM	344:000-347:377							

SOFTWARE LISTINGS

1: 2: 3: 4: ************ 5: . CBIOS DRIVERS FOR CPM 5: . 7: 3: * Currently the obics is set up for a 16K opm, to make a * larger system, change the value of CPM. 9: 19: 11: 12: 2900 = 2900H CPM EOU ;cp/m beginning load address 13: ENTRY ;cp/m entrance point 14: 3106 = EQU СРИ+306н ;current disk storage location 15: 0004 = CDISK EQU n. IOBYTE EQU રમ 15: 0003 = ;icbyte storage location 17: 18:). Icbyte allows selection of different I/O devices. It 19: 20: * can be initialized in any way by changing the equate * bellow. 21: 22: Initial icbyte is currently defined as : 23: 24: ecnscle = tty 2 25: reader = tty 25: punch = tty . list = tty 27: . . 23: 29: 30: INTTOBY EQU ٥ :initial icbyte. 31: 0000 = 32: 33: 34: 35: The following equates reference the disk jockey/2d controller board. If your controller is non-standard
 then all the equates can be changed by re-assigning the 36: 37: . value of ORIGIN to be the starting address of your 38: 39: * controller. 40: 41: 42: OEODOH ;disk jcckey/2d beginning address ORIJIN+3 ;serial input routine 43: ± 0003 ORIGIN EQU ;serial input routine ;serial cutput routine 44: 2003 = INPUT EQU 45: E005 = OUTPUT EOU ORIGIN+5 ORIGIN+9H 45: 47: E009 = E00C = -E0U track zerc seek routine regular track seek routine TKZERO ORIGIN+JCH SEEK EQU 43: E00F = SECTOR JRIGIN+OFH EQU ;set sector routine 49: 2012 = DMA EQU ORIGIN+12H ;read/write beginning address set DISKR ORIGIN+15H ORIGIN+15H ORIGIN+13H 50: 2015 = -EQU ;disk read routine ;disk write routine 51: E018 ± DISKY 500 SELECT disk selection routine 52: EQU E013 = TSTAT EQU CRIGIN+21H serial device status routine 53: E021 = 54: 162E = STACK EQU ORIGIN+6EEH ;disk jcckey/2d ram area for boot only 55: 0039 = SEKERR EQU 9.9H ;seek error bit mask ;read/write error bit mask 56: 57: 20FF = RWERR EDU OFFH 600 3000 ACR HC0 HAD • carriage return 53: ALF EQU ;line feed 3334 E E004 ± YTTCS EQU DUTPUT ;default character cutput Ê.); = CITTY 23'J LUFUT ; default character input 593 51: 62: 63: . • The jump table immediately below must not be altered. • It is ok to make the jumps to other address, but the 64: . 65: function performed must be the same. 66: 67: 53: 59: 70: 3E00 ORG CPM+1500H 71: 72: BOOT ;cold boot 3500 C32D3E START JMP 73: 3E03 C3603E JMP YBOOT warm boot 3E03 C3603E 3E06 C3C03E 3E09 C3CC3E 3E0C C3DE3E 3E0F C3F93E 3E12 C3EE3E 3E15 C3E43E CONST 74: JMP console status console input 75: 76: JHP CONTR console cutput CPOUT JMP CONOUT 77: JMP LIST ilist cutput 79: JMP PUNCH ;punch cutput reader input track zero home 79: JMP READER 3E13 C3713E 30: JMP HOME 3E18 C313E0 3E18 C313E0 3E1E C3933E 3E21 C30FE0 3E24 C312E0 JMP SELECT disk selection 31: JMP track seek SETTRK 32: ζų p SECTOR isector select 33: INP read/write address select 14: DMA READ WRITE 3827 C3A138 3828 C33438 ;disk read ;disk write 35: JMP JMP 36:

54: 85:	5780 311000	SAVE		H BURNER
86:	E749 2118E0 E74C 221DE7	SAVE	LXI SHLD	H.DWRITE ;change load to write instead of read RDLOOP+2
37:	E74F 215EE7		LXI	H.ERROR ;change error return address
38:	E752 2228E7		SHLD	EXIT+1
39:	E755 215BE7		LXI	H, STALL ;get return address
90:	E758 C303E7		JMP	LOAD+3 ;gc and do the write
91:	E75B C35BE7	STALL	JMP	STALL ;stcp here if everything ck !
	E75E F5	ERROR	PUSH	PSW save status and flags
93:	E75F C35FE7	ERRORI	JHP	ERROR1 ;stop here on error.
94: 95:				
95:				•
97:			. urita	this cold boot loader program out to the
98:			disk.	surs cord beet teader program cat to the
99:		•		
100:	4. 	******	*******	***************************************
101:				
102:	E762 31EEE6	INTLZ	LXI	SP, STACK ; set up stack
103:	E765 CD09E0		CALL	TKZERO ;home the drive
104: 105:	E763 0100E7 E768 CD12E0	•	LXI Call	B,RAM+300H ;get starting address of this program SETDMA :set the write address
105:	E75E 0E01		MVI	SETDMA ;set the write address C,1 :set the sector to write
107:			CALL	SETSEC
108:			CALL	DWRITE ;write this program cut
109:	ETT6 DASEET		JC	ERROR
110:	ETT9 C379E7	DONE	JAP	DONE ;stop here
		•		

2: 3: 4 : 5: 6: Boot loader program for cp/m. The following code is loaded by the boct program for the Disk Jockey 2D. The
2D loads sector one of track zero into memory at
ORIGIN+300H (the last page of ram on the controller)
then jumps there. It is the responsibility of this code 7: : 8 **a**: 10: * to load in the rest of cp/m. 11: 12: 13: 14: 2900H ;CPM STARTING ADDRESS 0E000H ;Disk Jockey starting address 0RIGIN+400H ;ram starting address (cf 2D) RAM+25EH ;stack pointer starting address within ram CPHORG EQU 15: 2900 = 15: 17: E000 =ORIGIN . EQU RAH STACK EQU E400 = 18: EGEE = EOU 19: E009 = TKZERO EOU ORIGIN+110 ;track zero seek entry point TRKSET SETSEC ORIGIN+140 entry for track seek sentry point for sector set 20:21: E00C = E00F = EQU ORIGIN+17Q EQU 22: E012 = SETDMA EQU ORIGIN+22Q enrty address for read/write beginning address 23: 24: ;disk read entry point ;disk write routine address E015 = DREAD EOU ORIGIN+250 DWRITE. EQU ORIGIN+30Q E018 =ORIGIN+44Q ;disk read/write status routine 25: £024 = DMAST EOU 26: ORG ORIGIN+700H E700 27: 28: 29: 30: . * load: load in all the rest of cp/m and the cbios. There 31: are only two ways to exit this code: 1) If an 32: 33: ere only two ways to exit this code: 1) If an error occurs, a jump is made to the loader on the Disk Jockey 2D. 2) If everything works, a jump is made to the starting location of the cold boot in the objos. . 34: . 35: 36: . . 37: 38: 39: H,CPHORG+1500H ;starting location for obios SP,STACK ;initialize the stack H ;save jump address for return later B,2E02H ;reg B=sector count, reg C=starting sector E700 21003E LOAD LXI 40: E703 31EEE5 E706 E5 LXI 41: 42: PUSH E707 01022E E704 C5 STADDR LXI 43: B save sector and count SETSEC set the sector to read TKZERO shome the drive starting locat. save sector and count 44 : PUSH E70B CDOFEO 45: CALL 46: ETCE CD09ED CALL ;starting location for load 47: 48: E711 210029 E714 44 LXT MOV LDLOOP ;put starting address in B&C 49: E715 40 NON C.L 50: E716 CD12E0 CALL SETDMA ;set up starting load address retry counter save retry count read in the sector 51: E719 050A AVI B,10 E718 C5 E71C CD15E0 E71F C1 RCLOOP 52: 53: 54: PUSH 8 DREAD CALL ;fetch retry count ;fetch retry count ;take jump if read is ck. ;update retry counter ;try again if not ten errors ;start all over from the beginning POP з. E720 0224E7 RDGOOD JNC 55: E723 05 E724 C218E7 DCR 56: Б RDLOOP 57: JNZ 53: E727 C300E0 EXIT JMP ORIGIN 39: E724 C1 SDCCCD. 202 а refetch sector count and f E728 05 DCR B 201 jupdate the crunt 61: E72C C8 RZ GO TO CPM IF DONE 62: E72D OC 63: E72E 3E1B INR С COMPUTE NEW SECTOR (MOD 26) ;test if over 26 Å,27 C MVT E730 B9 E731 C236E7 E734 OE01 64: CMP 65: 66: JNZ MVI ŏκ ;take jump if sector < 27
;start with sector 1 cf next track</pre> C,1 E736 C5 E737 CCOCEO 57: OK PUSH в ;Save count and sector 68: TRKSET CZ POP conditionally set new track prestore count and sector # E734 C1 69: в 70: E738 C5 PUSH B save it again E73C CDOFE0 E73F CD24E0 E742 218000 71: CALL SETSEC ;set new sector ;get load address 72: CALL DHAST 73: LYT H,200Q jupdate te load address 74: E745 09 DAD B 75: E746 C314E7 LDLOOP ;read next sector JMP 75: 77: 78: **************** . 79: save: write all of com and the obics onto the disk. 60: If an error occurs, the status reurined by the 2D controller will be in location STACK-1. ::5 22. . 33:

37: 53: 39: • beet: lead in all of opm and then 90: . 91: . jump there. Initialize icbyte. 35: . 93: 94: 3220 312256 95: BOOT LXI SP, STACK ;initial stack 3530 3500 3532 320300 35: MVI A, ÍNTIOBY IOBYTE initialize iobyte **97**: STA 93: 3E35 21543F LXI H, PROMPT ;print signon message 3E38 CD8E3E 3E38 AF **aa**: CALL NESSG 155: 3E 3B AF 3E 3C 322400 3E 3F 013000 3E 42 CD12ED 3E 42 CD12ED 3E 47 32000 3E 47 32000 3E 44 21033E XRA ;select disk A 8 101: STA CDISK 102: GOC2M LXI B,80H ;set up default disk buffer 103: CALL DMA 104: NVI A,OC3H ;put jump instruction to warm boot at 0 105: STA ð 105: LXI H, START+3 3840 220100 107: SHLD 103: 3E50 320500 3E53 210531 3E56 220600 ;put jump to cpm entry at 5 STA 5 109: H, ENTRY LXI 110: SHLD б 3559 3A0400 3550 4F 111: LDA CDISK ; jump to opm with current disk in C 3550 NON 12: 5.1 3250 030029 113: CPM JMP 114: 115: ******* 115: . . 117: * warm boot: load in all of opm except the obics. Then . 113: * enter cpm. . 120: ******************************* 121: 3E60 31EEE6 3E63 AF 3E64 4F WBOOT LXI SP, STACK ; initialize the stack 122: 123: 124: XRA A C,A ;select drive A HOV 125: 3E65 CD19E0 CALL SELECT B,2AO2H ;sector count and beginning sector ORIGIN+7OAH ;call the cold start loader 125: 3E68 01022A LXI CALL 3E6B CDOAE7 127: 123: 3E6E C33F3E JMP GOCPM ;now enter cpm 129: 130: . 131: Home: move the head to track zero. 132: 133: . . 134: 135: TKZERO ;call the disk jcckey/2d C.SEKERR ;ncn relevent error mask 3E71 CD09E0 HOME CALL 135: 3E74 0E99 SEEKI NVI 137: 138: 139: 140: . * dcerrs: returns if no error. Otherwise prints an appro-141: 142: priate error messgae, and returns to cpm with an error
 indication. . 143: . . 144 -145: 146: 147: 3E76 DA763E DOERRS JC DOERR1 ;test if errror 148: A return if ck 3E79 AF RWOK XRA 147: 357A C9 RET DOERRI 150: С 3E7B A1 ANA strip off unwanted errors C,8 ;errcr counter H,MSGTBL ;beginning address of messages E,M ;get errcr address in D&E 3ETC 0E05 3ETE 217A3F 151: 152: HVI LXI 153: 3231 52 DOLOOP NOV 154: 3882 23 INX H 155: 3E83 56 3E84 23 MOV D,M 156: 157: INX н. ;check if this bit is the error 3285 1F RAR MESSGA ;yes, exit after printig error C ;nc error, update the count down DOLOGP ;continue if not found 153: 3E86 DA8D3E JC. DCR 159: 3539 OD 150: 3E8A F2813E JP 161: 162: 163: * if fall through then unknown error . 164: 155: 156: 3E3D E3 MESSGA XCHG ;put message address into H&L 157: 163: 159: . . 170: * messg: print the messgae printed to by H&L and termin-. ated by a OFFH byte. 1232 72 3255 A7 3290 23 3291 25 3292 42 "E225 427 A . 1 ;get inargeter 4.44 A iteat for ena 84 2008 2008 2007 :73: н isave aidress iprep fir crescle cutput 5.1 177: 3893 5.0033 CPOUT 181: TALL product in the

131: 3595 E1 P07 ਜ਼ ਸ਼ ;restore pointer 3E97 23 3E98 C33E3E 132: INX ;bump to next character 183: JMP MESSG continue until end 184: 135: 136: settrk: call the disk jockey/2d to seek then exit by testing for errors. 137: 133: 189: . 190: 191: 192: SEEK 3E9B CDOCEO SETTRK CALL 193: 3E9E C3743E JMP SEEK 1 194: 195: 196: . . 197: * read: read one sector from the disk. Try ten times on . 198: errors, before returning an error condition. ٠ 199: 200: 201: 202: 3EA1 2115E0 READ LXI H, DISKR ; put disk read address into repeat lccp 203: 3EA4 22AB3E RDWR SHLD R#+1 204: 205: 3EA7 060A MVI 9,10 retry counter 3EA9 C5 RDWRL PUSH Ā 206: 3EAA CDOODO R₩ CALL 0 ;actually call disk read/write 207: BEAD C1 POP 3 208: 3EAE 02793E **SMOK** ;exit if succesful 3EB1 05 3EB2 C2A93E 3EB5 0EFF 3EB7 C3753E 209: DCR B ;test error count RDWRL ;continue if not zero C,RWERR ;read/write error bit mask 210: JNZ 211: HVI 212: JHP DOERRS ;print the appropriate error message 213: 214: 215: . . 216: . write: write data onto the disk, also try ten times . 217: before reporting an error. 218: 219: 220: 221: 3EBA 2118E0 WRITE LXI H, DISKW 222: 3EBD C3A43E JMP ROWR 223: 224: 225: 225: const: get the status for the currently assigned console * device. The console device can be gotten from icbyte, then a jump to the correct console status routine is performed. 227: 228: . 229: . 230: . 231: 232: H.CSTBLE ;beginning of jump table 3200 24203F CONST LXT 233: 3EC3 C3CF3E JMP CONIN1 ;select correct jump 234: 235: 236: 237: 233: 239: 239: 239: 241: 242: . csreader: if the console is assigned to the reader then . 243: a jump will be made here, where another jump will occur to the correct reader status. 244: . 245: 246: 247: 248: 3EC6 21343F 3EC9 C3E73E H, CSRTBLE CSREADR LXI ; beginning of reader status table 249: 250: JHP READERA 251: 252: 253: . conin: take the correct jump for the console input 254: ٠ routine. The jump is based on the two least sig-nificant bits of icbyte. 255: 256: 257: 253: 259: H,CITBLE 3ECC 21043F CONIN LXI ;beginning of character input table 260: 261: 262: 253: * entry at conint will decode the two least significant bits 25-: * of impyte. This is used by conin,concut, and const. 255: 255:

3155 1600 NYI D.0 iform offset 3155 1600 A.A ipick up hish byte 3150 1600 A.A ipick up hish byte 3151 1600 A.A ipick up hish byte 3152 1600 A.A ipick up hish byte 3152 1600 International defease ipick up hish byte 3152 1600 International defease ipick up hish 3152 1600 International defease ipick up hish 3152 1600 International defease ipick up hish 3152 1600 I	3ECF 3A0300 3ED2 17	CONINI LDA RAL	ICBYTE		
Size 5:	•	<pre> entry at se to by H&L a </pre>	ldev will nd then pi	form an offset into the table pointed ck up the address and jump there.	
3255 72 3254 23 3256 25 3250 25	3ED3 E606 3ED5 1600 3ED7 5F	NVI Mov	D,0 E,A	;form cffset	
Size Sold NOV H,M :pick up Liv byte Size Sold YCH igo there i Size Sold Er YCH igo there i Size Sold Er Concut: take the proper branch address based on the two Size Sold Er Concut: take the proper branch address based on the two Size Sold Er Concut: take the proper branch address based on the two Size Sold Er Concut: take the proper branch address based on the two Size Sold Er Concut: take the correct reader device for input. The reader: solected for buts 2 and 3 of lobyte. Size Sold Er Size Sold Er Size Sold Er READER LXI H, BIBLE ; beginning of reader input table entry at reader: uill decode bits 2 & 3 of lobyte, used by careader. Size Sold Cr Sold Er Punch: aslect the correct punch device. The selection cost by list and punch. Size Sold Cr Sold Er Punch: aslect the correct punch device. The selection cost is loby 100TT entry at pach1 rotates bits a little more in prep for select, used by list. Image: select a list device based on bits 647 of icbyte Size Sold Cr Jo PUNCH LXI H, LTBLE ; beginning of the list device rotation cost is loby and by list. Size Sold Cr Jo Image: select a list device based on bits 647 of icbyte Image:	3ED8 19 3ED9 7E	VON	Α,Μ	;add cffset ;pick up high byte	
Iteat significant bits of lebyte.	3EDR 23 3EDB 66 3EDC 6F 3EDQ E9	VOK	Н,М	;form address	
Iteast significant bits of lobyte. ID22 2002F SEEN CONTENT SEEN CONTENT ID22 2002F SEEN CONTENT Freader: SEEN 21243F READER LXI H, RTBLE ; beginning of reader input table entry at readers will decode bits 2 & 3 of icbyte, used by carseder. SEEN 21243F READER LXI H, RTBLE ; beginning of reader input table entry at readers will decode bits 2 & 3 of icbyte, used by carseder. SEEN 30300 READERA LDA JEEN 2123F READERA LDA IDBTTE entry at reader1 will shift the bits into position, used by list and punch. SEEN 2103F PUNCH LXI JEEN 2103F PUNCH LXI BEEN 30300 PUNCH LXI BEEN 30300 PUNCH LXI BEEN 30300 PUNCH LXI BEEN 30300 EFN 1F SEEN 1F SEEN 1F SEEN			· · · ·	ecostatestatestatestatestatestatestatestat	
BER 2000 JF CONOUT LAT H.COTELE ibeginning of the character cut table JAP CONTAIN ; do the decide reader: selected frea bits 2 and 3 of (cbyte. JEEN 21293F READER LXI H.RTBLE ; beginning of reader input table entry at readers will decode bits 2 & 3 of (cbyte, used by csreader. 3EEN 70000 READER LXI H.RTBLE ; beginning of reader input table entry at readers will decode bits 2 & 3 of (cbyte, used by csreader. 3EEN 70000 READER LAN IOBTTE entry at reader util shift the bits into position, used by list and punch. JEEA 1F JEEA 1F <t< td=""><td>•</td><td></td><td>ast signif:</td><td>icant bits of icbyte.</td><td></td></t<>	•		ast signif:	icant bits of icbyte.	
JEE4 21243F READER LXI H, RTBLE ; beginning of reader input table entry at readers will decode bits 2 & 3 of icbyte, used BEE7 3A0300 READERA LDA IOBTTE entry at readers will decode bits 2 & 3 of icbyte, used BEE7 3A0300 READERA LDA IOBTTE entry at reader! will shift the bits into position, used by isreader. BEE7 3A0300 READERA LDA IOBTTE entry at reader! will shift the bits into position, used by list end punch. BEE5 G3D33E BEEA IF JMP JHP SELDEY Punch: select the correct punch device. The selection comes from bits 445 of lobyte. BEEE 211C3F PUNCH LXI H, PTBLE ; beginning of punch table BEEF 117 3A0300 FUNCH LXI H, PTBLE ; beginning of punch table BEF7 1F EAB JNP BEF7 1F PNCHI RAR BEF7 1F IIIST BAR JEF7 1F IIIST LIST JEF7 167000 III III AL INDET JEF7 167000 III JIII KLTELE ; beginning of the list device routines JEF7 167000 III JIII KLTELE ; beginning of the list device routines	3EDE 210C3F 3EE1 C3CF3E	CONOUT LXI JMP	н, сотзі	LE ;beginning of the character	cut table
JEEN 21243F READER LXI H.RIBLE ; beginning of reader input table intry at readers will decode bits 2 & 3 of icbyte, used BET7 3A0300 READERA LDA IOBITE intry at reader1 will shift the bits into position, used intry at reader1 will shift the bits into position, used BEEA 1F SELDEY BEEA 1F BEEA 1F BEEA 1F BEEA 1F BEEA 1F SELDEY BEEA 1F BEEA 1F BEEA 1F BEEA 1A 1AR BEEA 1F BEEA 1AR		•	- · · ·	•	
JEE# 212#3F READER LXI H.RIBLE ; beginning of reader input table #entry at readers will decode bits 2 & 3 of icbyte, used BEE7 3A0300 READERA LDA IOBYTE #entry at reader! will shift the bits into position, used by list and punch. BEEA IF B		<pre># reader: sel # reader: sel # re</pre>	lect the c ader is se	prrect reader device for input. The state of the second from bits 2 and 3 of icbyte.	n Norman an Anna Anna Anna Anna Anna Anna Ann
entry at readers will decode bits 2 & 3 of icbyte, used 3EE7 3A0300 READERALDA IOBITE entry at readeri will shift the bits into position, used by list and punch. 3EEA IF 3EEB C3032E READERA LDA IOBITE punch: select the correct punch device. The selection comes from bits 485 of lobyte.		*			
 by csreader. 3EE7 3A0300 READERA LDA IOBITE entry at reader! will shift the bits into position, used by list and punch. 3EEA 1F and punch. 3EEA 1F 	3EE4 212435	READER LXI	H, RTBL	E ;beginning of reader input table	. •
BEEA 1F BEEB C3D33E READR1 RAR JMP BEEE C3D33E READR1 RAR JMP BEEE C3D33E READR1 RAR JMP BEEE C3D33E Punch: select the correct punch device. The selection comes from bits %45 of lobyte. BEEE 211C3F PUNCH LXI BEEE 211C3F PUNCH LXI H,PTBLE ;beginning cf punch table BEF1 3A0300 LDA IOBYTE entry at pnch1 rotates bits a little more in prep for seldev, used by list. BEF3 IF BEF6 C3CA3E IIst: select a list device based on bits 647 of icbyte IIst: select a list device based on bits 647 of icbyte IIst: Select and IDBYTE BF70 IF BAR JPP PNCH1 IIst: Select and IDBYTE IIst: Select and IDBYTE IIst: Select and IDBYTE IIst				l decode bits 2 & 3 of iobyte, used	
BEFA IF 3EEB C3D33E READR1 RAR JHP SELDEV Punch: select the correct punch device. The selection comes from bits 485 of lobyte. BEEE 211C3F 3EFE 211C3F 3EF1 3A0300 PUNCH LXI H,PTBLE ; beginning of punch table LDA IOBYTE entry at puch! retates bits a little more in prep for selder, used by list. 3EF4 IF 3EF5 IF 3EF6 C3EA3E PNCH1 RAR RAR JNP READR1 3EF7 21143F 3F7 0 C3F43E LIST LXI H,LTBLE ; beginning of the list device routines LDA IOBYTE RAR JNP PNCH1 3EF9 21143F 3F7 0 IF 3F7	3EE7 3A0300	READERA LDA	IOBYTE	· · ·	
JEEB C3D33E JMP SELDEV * punch: select the correct punch device. The selection comes from bits %45 of lobyte. * comes from bits %45 of lobyte. * * 3EEE 211C3F PUNCH LXI H, PTBLE ; beginning cf punch table LDA IOBYTE * entry at pucht rotates bits a little more in prep for seldev, used by list. * * * PNCHI RAR RAR RAR NAP READRI * JEF4 1F * PNCHI RAR RAR RAR NAP READRI * Ist: select a list device based on bits 647 cf icbyte * LIST LXI H,LTBLE ; beginning cf the list device routines LDA IOBYTE RAR RAR SF0 1F * RAR RAR SF1 * If custimizing I/O routines is being performed, the table belce should be morified to reflect the changes, all If/C devices are decoded rout of libyte and the jump is taken from the following tables.	. .			l shift the bits into position, used	
3EEE 211C3F PUNCH LXI H,PTBLE ; beginning cf punch table 3EEE 211C3F PUNCH LXI H,PTBLE ; beginning cf punch table 3EF1 3A0300 LDA IOBYTE entry at pnch1 rotates bits a little more in prep for selder, used by list. 3EF5 1F PNCH1 RAR RAR 3EF6 C3EA3E JNP READR1 Ist: select a list device based on bits 6&7 cf icbyte 11st: select a list device based on bits 6&7 cf icbyte 3F70 1F IST LXI H,LTBLE ; beginning cf the list device routines 3F70 1F RAR 3F01 C3F43E JNP PNCH1			SELDEV	· •	
3EEE 211C3F PUNCH LXI H,PTBLE ;beginning cf punch table 3EF4 1A0300 LDA IOBYTE * entry at pnch1 retates bits a little more in prep for * seldev, used by list. 3EF4 1F 3EF5 1F 3EF5 21F 3EF6 C3EA3E PNCH1 RAR RAR JNP READR1 ************************************			********		
3EF1 3A0300 LDA IOBYTE entry at pnch1 rotates bits a little more in prep for seldev, used by list. 3EF4 1F 3EF5 1F 3EF5 C3EA3E PNCH1 RAR RAR JNP READR1 iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte IIST LXI H.LTBLE ; beginning of the list device routines SEF9 21143F 3EF6 3A0300 3EFF 1F 3F00 C3F43E IIST LXI H.LTBLE ; beginning of the list device routines IIF ustamizing I/O routines is being performed, the table below should be modified to reflect the changes, all I/O devices are decoded rul of icbyte and the jump is these from the following tubles.	•				, } }
3EF1 3A0300 LDA IOBYTE entry at pnch1 rotates bits a little more in prep for seldev, used by list. 3EF4 1F 3EF5 1F 3EF5 C3EA3E PNCH1 RAR RAR JNP READR1 iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iist: select a list device based on bits 647 of icbyte iif customizing I/O routines is being performed, the table balce should be modified to reflect the changes, all I/O devices are decoded cut of icbyte and the jump is theet from the following tubles.		3 8 3 8 8 9 9 6 9 4 9 5 5	*********	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	2 #
 seldev, used by list. 3EF4 1F 3EF5 1F 3EF6 C3EA3E 3MP READR1 1ist: select a list device based on bits 647 of icbyte 1ist: select a list device based on bits 647 of icbyte 3EF9 21143F LIST LXI H.LTBLE ;beginning of the list device routines 1DA IOBYTE BEF7 1F 3F01 C3F43E 3F01 C3F43E If customizing I/O routines is being performed, the table below should be modified to reflect the changes. all I/O devices are decoded out of icbyte and the jump is the of form the following tubles. 			H,PTBL Iobyte	E ;beginning of punch table	
JEF6 CJEAJE JNP READR1 list: select a list device based on bits 647 of icbyte list: select a list device based on bits 647 of icbyte JEF9 21143F LIST LXI H.LTBLE ;beginning of the list device routines LDA IOBYTE RAR JF00 IF JNP PNCH1 If custamizing I/O routines is being performed, the table below should be modified to reflect the changes. all I/O devices are decoded out of icbyte and the jump is three from the following tables.					
3EF9 21143F 3EF9 21143F 3EFC 3A0300 3EFF 1F 3F00 1F 3F01 C3F43E If customizing I/O routines is being performed, the table below should be modified to reflect the changes. all I/O devices are decoded out of Lobyte and the jump 15 tower from the following tubles.	3EF4 1F 3EF5 1F 3EF6 C3EA3E	RAR		,	
3EF9 21143F 3EF9 21143F 3EFC 3A0300 3EFF 1F 3F01 C3F43E If customizing I/O routines is being performed, the table below snould be modified to reflect the changes. all I/O devices are decoded out of Lobyte and the jump is taken from the following tubles.		•			•
3EF9 21143F BEFC 3A0300 LDA IOBYTE 3FFT F 3F01 C3F43E If customizing I/O routines is being performed, the table below should be modified to reflect the changes. all I/O devices are decoded out of Lobyte and the jump is taken from the following tubles.		•			5 5
3EFC 3A0300 LDA IOBYTE 3EFF 1F BAR 3F00 1F BAR 3F01 C3F43E If customizing I/O routines is being performed, the table below snould be modified to reflect the changes. all I/O devices are decoded out of icbyte and the jump is taken from the following tubles.	3229 21143E				
If customizing I/O routines is being performed, the table below should be modified to reflect the changes. all I/O devices are decoded out of Lobyte and the jump is taken from the following tubles.	3EFC 3A0300 3EFF 1F 3F00 1F 3F01 C3F43E	L DA RAR RAR	IÖBYTI		
 If customizing I/O routines is being performed, the table below should be modified to reflect the changes. all I/O devices are decoded out of lobyte and the jump is taken from the following tubles. 		*********			•
	•	<pre># table beld # all 1/0 de</pre>	a should tevices are	be modified to reflect the changes. decoded out of iobyte and the jump	• • • •

•

•

	• • consol	e input	table	
3F04 03E0 3F06 473F 3F08 E43E 3F0A 473F	CITBLE	DW DW DW DW	CITTY CICRT READER CIUC1	;input from tty (currently assigned by intioby,input from 2d) ;input from crt (currently SWITCHBOARD serial port 1) ;input from reader (depends on reader selection) ;input from user console 1 (currently SWITCHBOARD serial port
	** * consel	le cutpu	t table	· · · · · · · · · · · · · · · · · · ·
3F0C 06E0 3F0E 3C3F 3F10 F93E 3F12 3C3F	COTBLE	DW DW DW DW	COTTY COCRT LIST COUC 1	;output to tty (currently assigned by inticby,output to 2d) ;output to crt (currently SWIICHBOARD serial pcrt 1) ;output to list device (depends on bits 647 of icbyte) ;output to user console 1 (currently SWIICHBOARD serial port 1
	∎ ∎ list d	ievice t	able	
3F14 06E0 3F16 3C3F 3F18 3C3F 3F1A 3C3F	LTBLE	DW DW DW	COTTY COCRT COLPT COUL1	;output to tty (currently assigned by inticby,cutput to 2d) ;output to crt (currently SWITCHBOARD serial port 1) ;output to line printer (currently SWITCHBOARD serial port 1) ;output to user line printer 1 (currently SWITCHBOARD serial p
	∎ ■ punch ■	device	table	
3F1C 06E0 3F1E 3C3F 3F20 3C3F 3F22 3C3F	PTBLE	DW DW DW DW	COTTY COPTP COUP1 COUP2	;output to the tty (currently assigned by inticby, cutput to 2d ;output to paper tape punch (currently SWITCHBOARD serial port ;output to user punch 1 (currently SWITCHBOARD serial port 1) ;output to user punch 2 (currntlly SWITCHBOARD serial port 1)
	€ ₽ reade: ₽	r device	input t	able
3F24 03E0 3F26 #73F 3F23 #73F 3F24 #73F	RTBLE	DW DW DW DW	CITTY CIPTR CIUR1 CIUR2	;input from tty (currently assigned by inticby, input from 2d) ;input from paper tape reader (currently SWITCHBOARD serial po ;input from user reader 1 (currently SWITCHBOARD serial port 1 ;input from user reader 2 (currently SWITCHBOARD serial port 1
	• • ccnso	le statu	is table	
3F2C 533F 3F2E 5B3F 3F30 C63E 3F32 5B3F	CSTBLE	DW DW DW DW	CSTTY CSCRT CSREADR CSUC1	status of tty (currently assigned by inticby, ststus from 2d) status from ort (currently SWITCHBOARD serial port 1) status from reader (depends on reader device) status from user console 1 (currently SWITCHBOARD serial port
	.∎ ≢ statu ₽	s fromre	eader dev	ice
3F34 533F 3F35 533F	CSRTBLE	DW . DW		status from thy (currently assigned by intirby, status of 24) (status from paper tape reader (currently CATTILISARD serial ;
3F38 5B3F 3F3A 5B3F		DW DW		status from user reader 1 (currently SWITCHBOARD serial port status of user reader 2 (currently SWITCHBOARD serial port 1)
	• • The f	clicwing	g equates ARD seria	s set cutput device to cutput to *
3F3C = 3F3C = 3F3C = 3F3C = 3F3C = 3F3C = 3F3C DB02 3F40 CA3C3F	COCRT COUCI COULI COPTP COUPI COUPI COLPI	EQU EQU EQU EQU EQU EQU IN ANI JZ	5 5 5 5 5 5 5	;cutput from crt ;output from user console 1 ;cutput from user line printer 1 ;cutput from paper tape punch ;cutput from user punch 1 ;cutput from user punch 2 ;output from line printer,get status ;wait until ck to send
3F43 79 3F44 D301 3F46 C9		MOV OUT RET	A , C	;cutput the character
	• • The f	clicuta	z ecuates	s set the input from the devices to *

450: CIUCI 451: 3F47 = EOU \$;input from user console 1 input from ort input from user reader 1 452: 3F47 = CICRT CIUR1 EOU \$ EQU 453: 454: 3E47 = \$ 3847 CIUR2 EQU \$ input from user reader 2 input from paper tape reader, get status 455: 3F47 DB02 CIPTS IN 2 ANI 4 OH wait for character 455: 3E49 E540 3F48 CA473F JZ CIPTR 457: 458: 3548 DB01 IN 1 ; strip off the parity ANI 7FH 459: 3F50 E67F 460: 3552 09 RET 461: 462: ٠ 463: 454: • console status routines, test if a character has arrived 435: 456: 467: 3F53 CD21E0 3F56 3E09 3F58 CO status from disk jockey 2d CALL TSTAT CSTTY 463: prep for zero return prothing found STAT IVR 6.1 469: 470: RXZ return with OFFH 3F59 3D 3F5A C9 1 471: DC3 RET 472: 473: 474: . 475: The following equates cause the devices to get status from the SWITCHBOARD serial port 1. . 475: . 477: . 473: 479: 481: 385B = CSUR1 EOU s ;status of user reader 1 482: 3F5B = CSUR2 EQU 5 5 status of user reader 2 483: 3F5B = CSPTR EQU status of paper tape reader status of user console 1 434: 3F5B = CSUC1 EQU \$ 485: 3F58 D802 CSCRT IN Ż status from ort, get status 3F5D E640 3F5F EE40 ANI XRI 486: **BOH** strip of data ready bit 487: 40H make correct polarity 488: 3F61 C3563F JMP STAT ;return proper indication 489: 490: 491: 492: * The following messages could be put out by the obics. 493: 494: 495: 496: 3F64 ODOA PROMPT DB ACR, ALF ;prcmpt message - "16K CP/M VERS 1.4" 3F66 31364820 3F6A 43502F4D 497: DB '16K ' 'CP/M' ' VER' 'S 1.' 498: DB 3F6E 20564552 3F72 5320312E 499: Da 500: DB 501: 3F76 34 DB 502: 3F77 ODOA DB ACR, ALF 503: OFFH 3F79 FF DB 504: 505: 506: * error message table 507: 508: 509: 3F7A 8C3F 3F7C 983F MSGTBL. DW ILLDATA ;illegal data DATAREQ ;data request DATALOS ;data lost 510: DW 511: 3F7E A33F DW 512: 513: 514: 3F80 AF3F 3F82 BB3F D₩ CRCERR jere error DW ILLSEC illegal sector 3F84 CF3F DW TLLDMA ;illegal dma 3F86 DA3F 3F88 E53F 515: WRITPRO ;write protected DW NOTRDY :not ready UNKNOWN ;unknown error 516: DW 517: 3F8A F13F DW 518: 519: 3F8C ODOA ILLDATA DB ACR. ALF ILGL DATA 520: 3F8E 494C474C20 DB 521: 3F97 FF OFFH DB 3F98 ODOA 522: 523: DATAREQ DB ACR, ALF 3F9A 4441544120 DB 'DATA REQ' 3FA2 FF 524: DB OFFH 3FA3 ODOA 1 3FA5 4441544120 3FAE FF 525: DATALOS ACR, ALF DB 526: D9 'DATA LOST' 527: DB OFFH 528: 3FAF ODOA CRCERR ACR. ALF 'CRC ERROR' DB 529: 3FB1 4352432045 DB 530: 3FBA FF DB OF FH 531: 532: 3FBB ODOA ILLSEC DB ACR, ALF 3FBD 494C474C20 DB 'ILGL SECTOR/TRACK' 533: 3FCE FF DB OFTH 534: 3FCF ODOA ILLDMA ACR, ALF 'ILGL DMA' DB 535: 3FD1 494C474C20 DB 535: 3FD9 FF DB OFFH 3FDA 0D0A 3FDC 5752542050 3FE4 FF 537: 533: WRITPRO DB ACR, ALF WRT PROT! DB 539: 09 OFFH 540: BEES DOON NOTROY CS ACR. ALF 541: 3FET 4E4F542052 DB 'NUI REAUL' 542: JEFO FF C-B of Fh 543: 3FF1 JDGA U 3FF3 554E4B4F57 3FFF FF UNKNOWN 23 ACR, ALF "UNKOWN ERROR" 544: DB 545: DB CFFH

	NEWFIRM4	1	DISK JOCKE	Y/2D FIRMWARE REVISION 4	340:044 3 340:047 3 340:052 3 340:055 3	103 037 103 333	341 340	60 S 61 D	DMAST Status DSKERR Setden	JMP JMP JMP JMP	DMSTAT DISKST LERROR DENFIX	
	340:000	3	AOR	G 340:0000	340:060 3				SETSID		SIDEFX	
	340:000 340:000	5	ORIGIN EQU	340:0000	340:063 0	00:056		65 • 66	•	DS	56Q	
	340:000 240:000	7	SOR	G 240:000Q	,,			67 * 68 *		50	<i></i>	•
	340:000 344:000	8 9	RAM EQU	, ORIGIN+4:000Q	340:141	(1)70	244	69 B	300T			
	340:000 343:370 340:000 343:370	10 11	IO EQU Udata Equ		340:141 0 340:144 0	41 341	346	70 71	/	LXI LXI	H,TIMER-4	I initialize the SP memory test data
	340:000 343:371 340:000 343:371	12	DREG EQU USTAT EQU		340:147 0 340:152 0		342	72 73		LXI MVI	D,STABLE B,4	the ROM compare -data and count
	340:000 343:372	14	DCMD EQU	10+2	340:154 340:154 0	32	•	74 T 75	FESTL	LDAX		get the ROM data
	340:000 343:372 340:000 343:374	15 16	DSTAT EQU CMDREG EQU		340:155 2 340:156 3	76	380	76 77		CMP	М	compare w/memory
	340:000 343:374 340:000 343:375	17 18	CSTAT EQU TRKREG EQU	CMDREG IO+5	340:161 0	43	,40	78		INX	н	do timeout? move the
	340:000 343:376 340:000 343:377	19 20	SECREG EQU DATREG EQU	10+6 10+7	340:162 0 340:163 0	05		79 80		INX DCR	D B	-two pointers dec the count
		21	# #	1047	340:164 3 340:167 3			81 82			TESTL DSETUP	test more? nol
	340:000 000:200	22 23	RCMD EQU	2000	340:172		-		RESET		TIMOUT	
	340:000 000:240 340:000 000:004	24 25	WCMD EQU Head Equ	4	340:175 340:175 0			85 D	DSETUP			reset time out
	340:000 000:020 340:000 000:001	26 27	LOAD EQU DENSTY EQU	20Q 1	340:200 3	45	000	86 87		LXI PUSH	H	track 0, sector 1
	340:000 000:030 340:000 000:004	28 29	ULOAD EQU RSTBIT EQU	300	340:201 0 340:203 3	45		88 89		MVI Push		set up side -select also
	340:000 000:002	30	ACCESS EQU	2	340:204 0 340:206 3			90 91		ŇVI Push	H, 377Q	-parameter -and
	340:000 000:040 340:000 000:020	31 32	READY EQU INDEX EQU	200	340:207 3	45		92		PUSH	н	-track info
	340:000 000:304 340:000 000:320	33 34	RACHD EQU CLRCMD EQU	304Q 320Q	340:211 3	45		93 94		PUSH PUSH	H	-for the 4 -drives
	340:000 000:035 340:000 000:030	35 36	SVCMD EQU SKCMD EQU		340:212 0 340:215 3		000	95 96		LXI PUSH		initialize -the track
	340:000 000:011 340:000 000:004	37	HCMD EQU	110	340:216 0 340:217 0			97 98		INX MVI	SP	-zero flag current disk
	340:000 000:010	38 39	ISTAT EQU OSTAT EQU		340:221 3 340:222 0	45		99 100		PUSH	Н	-and new disk
	340:000 000:010 340:000 000:004	40 41	DSIDE EQU TZERO EQU	10Q	340:224 3	45		101		PUSH	Н	initialize DRVSEL -and HDFLAG
	340:000 000:003 340:000 000:036	42 43	MDINT EQU LIGHT EQU		340:225 0 340:227 3			102 103		MVI PUSH	H, RAM+3:C)00Q/256 DMA address
	340:000 000:076	44	NOLITE EQU		340:230 0 340:232 3			104 105		MVI Push	H, 30Q H	temporary TIMER -constant
	180.000 to 180.000	45 46			340:233 0 340:235 0	76 003	211.2	106		MVI	A, MDINT	initialize 1791
	340:000 303 141 340 340:003 303 377 340	47 48	DBOOT JMP TERMIN JMP	BOOT	340:240 0	76 320		108			A,CLRCMD	-control bits 1791 reset
	340:006 303 360 340 340:011 303 157 341	49 50	TRMOUT JMP TKZERO JMP	COUT HOME	340:242 0 340:245	•	345		.DHEAD		CMDREG	-command
,	340:014 303 240 341 340:017 303 223 341	51 52	TRKSET JMP SETSEC JMP		340:245 2 340:246 3		343	111 112			A HDCHK	load the head -and test for
	340:022 303 126 341	53	SETDMA JMP	DMA	340:251 3 340:254 0	22 267		113		JNC	DOOROK	-drive ready turn on the
	340:025 303 251 341 340:030 303 374 341	54 55	DREAD JMP DWRITE JMP	WRITE	340:256 0	62 352		115		STA	DRVSEL	-error LED
	340:033 303 113 341 340:036 303 016 341	56 57	SELDRV JMP TPANIC JMP		340:261 3			116 117				time out to -close drive door
	340:041 303 031 331	÷.,		TMUTAT	:40:267			118 C	GORCK			

340:27 340:27 340:27 340:27 340:27 340:30	7 315 242	346	119 120 121 122 123 124	MVI STA MVI POP CALL POP	DRVSEL M, MDINT H MEASUR	turn off the -error LED open data reg discard old TIMER head load time recover boot	341:021 346 004 341:023 300 341:024 315 377 340 341:027 271 341:030 311	179 180 181 182 183 184	ANI ISTAT RNZ . CALL CIN CMP C RET	input ready bit test for character get character test for panic
340:30 340:30 340:30 340:31	93 305 94 325 95 052 355 0 345 1 052 353 4 345		125 126 127 128 129 130 131	PUSH PUSH LIILD PUSH	B D Stable+2 H Stable	addr from DMAADDR -new TIMER value	341:031 341:031 072 371 343 341:034 346 004 341:036 311	185 * 186 TMSTAT 187 188 189 190 * 191 *	LDA USTAT ANI IŠTAT RET	get UART status input ready bit
340: 31 340: 31 340: 32 340: 32 340: 32	6 305 7 006 012 1 1 305 2 315 251		132 133	PUSH MVI LOOP PUSH	B,12Q	boot address number of retrys save the retry no read boot sector restore retry no	341:037 341:037 072 376 343 341:042 107 341:043 072 375 343 341:046 117 341:047 072 366 346	192 DISKST 193 194 195 196 197	LDA SECREG MOV B,A LDA TRKREG MOV C,A LDA DCREG	get current -sector no in B get current -track no in C get current
340:33 340:33 340:33	7 005 0 302 321 3 016 077 5 021 303		142	LXI	B LDLOOP C,77Q D,242:30	successful read? nof count down try again	341:052 057 341:053 346 001 341:055 017 341:056 127 341:057 072 367 346 341:062 027	198 199 200 201 202 203	CMA . ANI 1 RRC . MOV D,A LDA SIDE RAL .	-density in -the msb -position save in D put the -side
	0 033 1 172 2 263 3 302 340 6 076 040		144 LE 145 146 147 148 149 150	LOOP DCX MOV ORA JNZ MVI XRA	D A,D E LELOOP A,40Q C	blink	341:063 027 341:064 027 341:065 202 341:066 127 341:067 072 375 346 *341:072 027 341:073 027	204 205 206 207 208 209 210	RAL . RAL . ADD D MOV D,A LDA SECLEN RAL . RAL .	-select -flag -in bit -position 6 put the -sector length -code in bits
340:35 340:35	1 062 371 4 117 5 303 335		151 152 153 154 • 155 • 156 CO	STA Mov JMP	DREG C,A LERROR+2	-the LED at -top of the -circuit board	341:074 202 341:075 127 341:076 072 354 346 341:101 202 341:102 311	211 212 213 214 215 216	ADD D MOV D,A LDA CDISK ADD D RET .	-2 & 3 put the current -disk no in bits -0 & 1
340:36 340:36 340:37 340:37 340:37	1 057 2 062 370	340	157 158 159 160 161 162	LDA Ani Jnz . Mov Cma Sta	USTAT OSTAT COUT A,C UDATA	get UART status output ready bit test output ready character data send to UART	341:103 341:103 345 341:104 052 347 346 341:107 104 341:110 115	217 * 218 DHSTAT 219 220 221 222	PUSH H LHLD DMAADR MOV B,H MOV C,L	save the H-L pair DMA addr to H-L move the DMA -addr to B-C
	6 311 7 7 072 371	343	163 164 165 • 166 • 167 CI 168	LDA	USTAT	get UART status	341:111 341 341:112 311 341:113 341:113 076 374	223 224 225 226 227 DRIVE 228	POP H RET MVI A, 374Q	recover H-L test for the
341:00 341:00 341:01	3 346 177		169 170 171 172 173 174	ANI JNZ LDA CMA ANI RET	ISTAT CIN UDATA 1779	input ready bit test input ready get the character true data trim to 7 bits	341:115 201 341:116 076 020 341:120 330 341:121 171 341:122 062 353 346 341:125 311	229 230 231 232 233 234 234	ACD C MVI A,20Q RC MOV A,C STA DISK RET	-new drive number less than 4 store the new drive in DISK
341:01 341:01	6 6 072 371	343			USTAT	get UART status	341:126 341:126 041 010 040	235 236 237 DUA 238	LXI H,3-ORI	GIN test the

•


341:131 011		239		DAD B		-DMA address	341:251 341:251		045	2#3	299 300	READ	CALL	PREP	prepare for read
341:132 322 1 341:135 041 0	50 341 100 038	240 241			DMASET HRAM	-for conflict -with the I/O	341:254	341	005	342	300		POP		recover DMA addr
341:140 011		242			B	-on the DJ/2D	341:255	076			302		MVI	A, 100Q	test the
341:141 332 1	50 341	243		JC D	DMASET	controller	341:257	273	250		303			E	-read command for
341:144 067 341:145 076 0	120	244 245		STC	+ 200		341:260 341:263	312	320	341	304 305		JZ PUSH		-single density save DMA addr
341:147 311	20	245		MVI A Ret	A,200		341:264	031			306		DAD		ending
341:150		247	DMASET				341:265	031			307		DAD		-address+1
341:150 140		248		MOV H	Н,В	get the DMA addr	341:266				308		PUSH		save also
341:151 151 341:152 042 3	117 346	249 250		MOV L	L,C DMAADR	to the H-L pair store	341:267 341:270				309 310		SPIIL DCR		adjust SP adjust byte cnt
341:155 257	יינ וי	250		XRA·A		clear the error	341:271	041			311				data register
341:156 311		252	,	RET .		-flag and return	341:274	076	200		312		MVI	A, RCMD	do the read
			₩ \ #			-	341:276 341:301			343	313			CMDREG B.M	-command first byte of data
341:157		254 255					341:302					RLOOP	nuv	D, m	first oyte of data
341:157 315 1	173 341	255	NURL	CALL	HENTRY	head to trk zero	341:302	116			316		MOV	С,М	2nd byte of data pair
341:162 365		257		PUSH F	PSW	save the flags	341:303				317		PUSH	B	save the data pair
341:163 237	171 386	258		SBB A		update the	341:304 341:305				318 319	•	HOV DCR	B,M E	1st byte of next pair
341:164 062 3 341:167 361	71 340	259 260		STA 1 POP F		-track register recover the flags	341:306		302	341	320			RLOOP	dec low byte of cnt
 341:170 303 0	152 342	261		JMP L		unload the head	341:311	025	-	•	321		DCR	D	dec high byte of cnt
341:173		262	HENTRY			·	341:312		302	341	322			RLOOP	
341:173 315 3	,57 342	263			HDLOAD	load the head	341:315 341:316				323 324		MOV Push		get last byte store last pair
341:176 330 341:177 257		264 265	•	RC . XRA A	Å	test for ready error update	341:317	061	306	346	325				-6 adjust SP
341:200 062 3		266			TZFLAG	-the two	341: 322		•	-	326		POP	H	get the end addr+1
341:203 062 3	351 346	267	•	STA H	HDFLAG	-flags	341:323				327		POP	D	get the begin addr
341:206 041 0 341:211 076 0		268			H,O	time out constant	341:324 341:324				328 329	ALOOP	DCX	ч	early data pointer
341:213 315 1		269 270			A, HCMD CENTRY	do the home -command	341:325	106			330		MOV		get early data
341:216 346 0		271		ANI 7		track zero bit	341:326	032			331		LDAX	D	get late data
341:220 300		272		RNZ			341:327				332		MOV	Μ,Α	swap the
341:221 067		273			•	error flag	341:330 341:331				333 334		MOV Stax		-two bytes -of data
341:222 311 .		274 275		RET			341:332				335		INX		advance late ptr
		276					341:333				336		MOV	A,L	compare
341:223		277	SECSET				341:334		208	~ # 4	337			E	-the two
341:223 257 341:224 261		278		XRA A Ora C		test for	341:335 341:340	302	324	341	338 339	•		ALOOP A,H	-data -pointers
341:225 067		279.			ι •	-sector zero error flag	341:341				339			А, П D	-pointers -for a
341:226 310		281		RZ	•		341:342	302			341		JNZ	ALOOP	-match
341:227 171	· · ·	282			A,C	test for	341:345	303	030	342	342	-	JMP	CBUSY	
341:230 376 0 341:232 077	33	283 284			27	-sector						*			
341:233 330		285		RC .	•	too large	341:350								
341:234 062 3	370 346	286		STA S	SECTOR	save	341:350	007			346		RLC	•	initialize the data
341:237 311		287		RET			341:351 341:352		177	3#3	347 348		MOV		-count to 128
		288 289					341:352	076	200	543	348		LXI MVI	D, DATREG A, RCMD	1791 data register issue the
341:240							341:357	062			350				-read command
 341:240 171	:	291			A,C	test for	341:362		-	-	351	SHORTL			
341:241 376 1	. 15	292		CPI 7		-track	341:362 341:363				352		LDAX		get data from disk
341:243 077 341:244 330		293 294		CMC . RC	•	-too large	341:364				353 354		MOV INX		move data to memory increment data point
341:244 330	171 346	294			TRACK	save	341:365				355				decrement data count
341:250 311	1. 1	296		RET	100.00	301.	341:366	302			356		JNZ	SHORTL	test for
		297	• .				341:371	303	030	345	357	-	JMP	CBUSY	-transfer done
		298	•								358	•			

		359 +			342:134 043		419 #20			advance to the
341:374		360 WRITE			342:135 043 342:136 167		420 421	INX MOV		-data register save the new trk
341:374 315 065 341:377 341			CALL PREP	prepare for write	342:137 171		422		A,C	turn off data
342:000 371			POP H Sphl .	recover DMA addr adjust SP	342:140 062	372 343	423	STA	DĊMD	-access control b
342:001 035	:		DCR E	adjust sr adjust byte cnt	342:143 312	175 342	424	JZ	TVERFY	test for seek
842:002 041 377	343	365.	LXI H, DATREG	data reg	342:146 257 342:147 062	261 246	425 426	XRA STA	A HDFLAG	force a gead -header operation
142:005 076 240 142:007 062 374		366	MVI A,WCMD	do a write	342:152 072	372 343	427	LDA	DSTAT	<pre>-neader operation get the</pre>
342:012 301			STA CMDREG Pop B	-command get the 1st data pair	342:155 346	010	428	ANI	DSIDE	-double
142:013 161			MOV H,C	get the 1st data pair write first byte	342:157 037		429	RAR		-sided
42:014		370 WLOOP	•	-	342:160 037 342:161 037		430 431	RAR RAR	•	-flag -to do 3 ma
142:014 160 142:015 301			MOV H,B	write high byte	342:162 306	030	432		SKCMD	-to do 3 ms -step operation
42:015 301			POP B Mov M,C	get next data pair write low byte	342:164 041	000 000	433	LXI	н,о	do a seek
42:017 035	4	374	DCR E	dec low byte of cnt	342:167 315		434	CALL	. CÉNTRY	-command -
42:020 302 014	342	375	JNZ WLOOP		342:172 332 342:175	237 342	435 436 TVERF	JC	SERROR	seek error?
142:023 025 142:024 362 014			DCR D	dec high byte of cnt	342:175 072	351 346	436 TVERF 437	LDA	HDFLAG	get the force
42:024 302 014	-		JP WLOOP Mov M,B		342:200 267		438	ORA	A	-verify track flag
42:030		379 CBUSY	NOX NID	write last byte	342:201 302	311 342	439	JNZ	CHKSEC	no seek & head OK
42:030 072 374	343	380	LDA CSTAT	get 1791 status	342:204 006 342:206	002	440 441 SLOOP	MVI	B,2	verify retry no
42:033 037			RAR .	busy bit to carry	342:206 076	035	441 SLUUP 442		A, SVCMD	do a verify
42:034 332 030			JC CBUSY RAL .	restore the ACC	342:210 315	147 343	443	CALL	COMAND	-command
42:040 346 337	-		ANI 337Q	error bit mask	342:213 346	231	444	ANI	2310	error bit mask
42:042 312 046	342	385	JZ RETURN	go to the exit	342:215 312 342:220 072		445 446	JZ	RDHDR	no error!
42:045 067			STC .	set the error flag	342:223 356		440 447	LDA XRI		1791 control reg
142:046 142:046 052 312		387 RETURN 388	LHLD STACK-2	- the man CD	342:225 062	366 346	448	STA		update and
42:051 371				get the user SP restore the user SP	342:230 062		449	STA	DCHD	-change density
342:052	-	390 LEAVE			342:233 005	206 2112	450	DCR	B	dec retry count
342:052 365			PUSH PSW	.	342:234 302 342:237	200 342	451 452 SERRO	JNZ)R	SLOOP	-and try again
342:053 072 366 342:056 356 020			LDA DCREG XRI LOAD	1791 control bits	342:237 315		453		HOME	there is a
342:060 062 372			STA DCMD	toggle the -load bit	342:242 303		454	JMP		-hard seek error
342:063 361		395	POP PSW	-the 1791 data reg	342:245	~ • •	455 RDHDR			
342:064 311			RET		342:245 006 342:247	012	456 457 RHLOO	MVI	B, 12Q	number of retrys
	•	397 • 398 •			342:247 021		458		D. DATREG	i data register
342:065		398 - 399 PREP			342:252 041	372 346	459			1 storage area
342:065 321	1	400	POP D	get return addr:	342:255 076		460	MVI	A, RACMD	do the read
342:066 041 000	000	401	LXI H,O	get the user's	342:257 062 342:262	374 343	461 862 BULL	STA	CMDREG	-header command
342:071 071 342:072 061 214			DAD SP	-stack pointer	342:262 032		462 RHL1 463	LDAX	/ n	get a data byte
342:072 061 314 342:075 345			LXI SP,STACK PUSH H	local stack save user's SP	342:263 167		464			store in memory
342:076 052 347			LILD DMAADR	DMA address	342:264 054		465	INR	L	inc mem pointer
342:101 345		406	PUSH H	save DMA addr	342:265 302		466	JNZ		test for more dat
142:102 325			PUSH D	save return addr	342:270 041 342:273 315		467 468		H,CSTAT BUSY	wait for 1791 to finish cmd
342:103 041 046 342:106 345			LXI H,RETURN PUSH H	lerror -exit	342:276 267		469			test for errors
342:107 315 357				-exit load the head	342:277 312	311 342	470	JZ	CHKSEC	transfer OK?
342:112 330		411	RC .	disk not ready?	342:302 005 342:303 302	247 282	471	DCR	B	dec retry count
342:113 072 375			LDA TRKREG	get the old trk	342:303 302		472 473	JNZ		test for -hard error
342:116 074 342:117 314 173			INR A CZ HENTRY	test for head	342:311		474 CHESE		JENNO.	"hdfu error
342:122 332 237				-not calibrated seek error?	342:311 072		475	LDA		get the sector
342:125 041 375	343 1	416	LXI H, TRKREG	present trk	342:314 117		476		C,A	-size and setup
342:130 072 371	346 1	417	LDA TRACK	the new track	342:315 006 342:317 041		477 478			-the offset sec size tbl
342:133 276	•	418	CMP M	test for head motion)*61)11	123 274	* 70	-1.6	Πιδικομε	Sec Size Loi


$\begin{array}{c} 342: 322 & 011 \\ 342: 323 & 072 & 370 & 344 \\ 342: 322 & 107 \\ 342: 322 & 107 \\ 342: 332 & 330 \\ 342: 333 & 341 \\ 342: 333 & 341 \\ 342: 334 & 170 \\ 342: 334 & 170 \\ 342: 343 & 015 \\ 342: 343 & 015 \\ 342: 344 & 124 \\ 342: 344 & 124 \\ 342: 345 & 135 \\ 342: 346 & 370 \\ 342: 347 & 051 \\ 342: 357 & 343 & 343 \\ 342: 355 & 303 & 343 & 343 \\ 342: 355 & 303 & 343 & 343 \\ 342: 355 & 303 & 343 & 344 \\ 342: 355 & 303 & 343 & 344 \\ 342: 355 & 303 & 343 & 344 \\ 342: 355 & 303 & 343 & 344 \\ 342: 355 & 303 & 343 & 344 \\ 342: 355 & 303 & 343 & 344 \\ 342: 356 & 303 & 343 & 344 \\ 342: 356 & 367 \\ 342: 356 & 161 \\ 342: 366 & 043 \\ 342: 366 & 043 \\ 342: 366 & 043 \\ 342: 371 & 176 \\ 342: 372 & 066 & 004 \\ 342: 372 & 066 & 004 \\ 342: 372 & 066 & 004 \\ 343: 001 & 026 & 000 \\ 343: 000 & 036 & 000 \\ 343: 000 & 036 & 000 \\ 343: 000 & 036 & 000 \\ 343: 000 & 0$	479 DAD B 480 LDA SECTOR 481 MOV B,A 482 ADD M 483 MVI A,200 484 RC . 485 POP H 486 MOV A,8 487 STA SECREC 488 LXI H,1000 489 SZLOOP MOV 490 DCR C 491 MOV E,L 493 RM . 494 DAD H 495 JMP SZLOOP 496 . . 497 . . 496 . . 497 . . 496 . . 497 . . 496 . . 497 . . 497 . . 497 . . 497 . . 502 <th>save in B compare w/table tentry error flag error return return addr to TOS save the sector -in sector reg half page count sec size count -to the D-E pair return if done double the xfer -size count -size count -size count -size count -size count -size count -size count -disk to E update current disk head load constant test for -disk change head load flag update head load addr of disk table no disk change? save table address set up the -offset address get the current -disk parameters save the density info current track</th> <th>343:036 362 034 343 343:041 062 352 346 343:041 257 343 343:045 344:045 372 343 343:045 041 372 343 343:045 041 372 343 343:045 041 372 343 343:050 246 344 343 343:054 365 352 346 343:054 365 352 346 343:054 365 352 346 343:054 057 352 346 343:054 057 346 343 343:064 057 344 343 343:074 172 366 346 343:107 366 061 343 343:103 075 072 371 346 343:104 057 344 344 344 344 343:107 356 002 344 344 344 344 343:117 752</th> <th>539 540 541 542 543 544 HDCHK 545 544 HDCHK 545 555 555 555 555 555 555 55</th> <th>RLC . DCR C JP DSROT STA DRVSEL XRA A LXI H, DSTAT ANA M STA HDFLAG PUSH PSW LDA DRVSEL MOV C, A LDA SIDE CMA . ANA C STA DREG LDA DCREG MOV C, A LDA TRACK SUI 1 SBB A DCR A CMA . ORA C MOV M, A NZ RDYCHK PUSH H LHLD TIMER DCX H MOV A, H ORA L JNZ TLOOP POP H MOV A, M ANI READY RZ LDA DCREG OCX H MOV A, H ORA L JNZ TLOOP POP H MOV A, M ANI READY RZ LDA DCREG OCX H MOV A, M ANI READY RZ LDA DCREG OCX H MOV A, M ANI READY RZ LDA DCREG OCX C RET . LHLD TIMER DAD H CAD H CAD H CAD H</th> <th></th>	save in B compare w/table tentry error flag error return return addr to TOS save the sector -in sector reg half page count sec size count -to the D-E pair return if done double the xfer -size count -size count -size count -size count -size count -size count -size count -disk to E update current disk head load constant test for -disk change head load flag update head load addr of disk table no disk change? save table address set up the -offset address get the current -disk parameters save the density info current track	343:036 362 034 343 343:041 062 352 346 343:041 257 343 343:045 344:045 372 343 343:045 041 372 343 343:045 041 372 343 343:045 041 372 343 343:050 246 344 343 343:054 365 352 346 343:054 365 352 346 343:054 365 352 346 343:054 057 352 346 343:054 057 346 343 343:064 057 344 343 343:074 172 366 346 343:107 366 061 343 343:103 075 072 371 346 343:104 057 344 344 344 344 343:107 356 002 344 344 344 344 343:117 752	539 540 541 542 543 544 HDCHK 545 544 HDCHK 545 555 555 555 555 555 555 55	RLC . DCR C JP DSROT STA DRVSEL XRA A LXI H, DSTAT ANA M STA HDFLAG PUSH PSW LDA DRVSEL MOV C, A LDA SIDE CMA . ANA C STA DREG LDA DCREG MOV C, A LDA TRACK SUI 1 SBB A DCR A CMA . ORA C MOV M, A NZ RDYCHK PUSH H LHLD TIMER DCX H MOV A, H ORA L JNZ TLOOP POP H MOV A, M ANI READY RZ LDA DCREG OCX H MOV A, H ORA L JNZ TLOOP POP H MOV A, M ANI READY RZ LDA DCREG OCX H MOV A, M ANI READY RZ LDA DCREG OCX H MOV A, M ANI READY RZ LDA DCREG OCX C RET . LHLD TIMER DAD H CAD H CAD H CAD H	
343:030 176 343:031 022 343:032 076 177 343:034	535 MOV A,M 536 STAX D 537 MVI A,1770 538 DSROT	and update 1791	3#3:160 303 166 343 3#3:163	596 597 PATCH 598	JMP PATCH+3	jump around patch patch for old ATE


	343:166 000 343:167 000	599 600		NOP fill NOP fill		instruction instruction	343:277 171 343:300 346	001		659 660		MOV ANI	A,C	trim excess -bits,	
	343:170 167 343:171	601		HOV M,A		to the 1791	343:302 057	7		661 662		CHA HOV	B, A	compliment -B and save	
	343:171 176	603		HOV A.M		wait	343:304 041 343:307 136	353	346	663 664		LXI HOV	H, DISK E, M	new disk get disk no	
	343:172 037 343:173 322 171 343	604 605		RAR . JNC NBUSY	r i	-for the -busy flag	343:310 026 343:312 043	000		665		HVI INX	D,O	offset addr	
	343:176 343:176 176	607		MOV A,H		test for	343:313 176	,		667		NOV	н А, М	current disk move to ACC	
	343:177 037 343:200 176	608 609		RAR . MOV A, M		-device busy restore status	343:314 253 343:315 365	;		668 669		-XRA PUSH	E PSW	compare w/new save status	
	343:201 320 343:202 033	610 611		RNC . DCX D		return if not busy test for	343:316 043 343:317 043	1		670 671			н Н	disk table -address	
	343:203 172 343:204 263	612 613		MOV A,D Ora e		-two disk -revolutions	343:320 031 343:321 031			672 673		DAD DAD	D D	add the offset	
	343:205 302 176 343 343:210 345	614 615	•	JNZ BUSY PUSH H		47 machine cycles save cmd address	343:322 176 343:323 366	001		674 675		MOV Or I	A,H 1	get parameters make off densi	
	343:211 043 343:212 126	616 617		INX H MOV D,M		track register save present track	343:325 240 343:326 167			676 677		ANA Hov	В М , А	set new densit	У
	343:213 072 366 346 343:216 356 004	618 619		LDA DOREC XRI RSTBI		1791 control bits reset the 1791	343:327 361 343:330 300)		678 679	ł	POP RNZ	PSW	check for nd=c new disk not o	
	343:220 062 372 343 343:223 356 004	620 621		STA DCMD XRI RSTBI	IT	-controller to -clear the	343:331 176 343:332 062		346	680 681		HOV Sta	A, M DCREG	update CDISK -also	
	343:225 343 343:226 062 372 343	622 623		XTHL . STA DCMD		→command busy -fault	343:335 311					RET			
	343:231 066 320 343:233 343	624 625			RCMD	force an interrupt restore the	343: 336			684	# SIDEFX				
	343:234 162 343:235 341	626 627		HOV M.D.		-the track no restore the stack	343:336 171 343:337 346	001		686 687		MOV	A,C	get the side b trim excess bi	
	343:236 343:236 076 021		BERROR	HVI A,210		lost record	343: 341 027 343: 342 027	,		688 689		RAL RAL	•	move the bit -to the side	
	343:240 067 343:241 311	630 631		STC . RET	•	-error flag	343: 343 027 343: 344 027	,		690 691		RAL RAL	•	-select bit -position	
		632	*				343: 345 062 343: 350 311	367	346	692 693	•	STA Ret	SIDE	save	
	343:242 343:242 021 000 000		MEASUR	LXI D.O		initialize count				694	*				
	343:245 041 372 343 343:250 016 020	636 637		LXI H,DST HVI C,INI		status port index bit flag	343:351 343:351 041	000	000		TIMOUT	LXI	н,о	time out delay	
	343:252 343:252 176		INDXHI	MOV A,M	-	wait for	343:354 343:354 053				TILOOP	DCX	•	decrement	
	343:253 241 343:254 302 252 343	640 641		ANA C JNZ INDXI	чт	-index	343:355 174 343:356 265			700		MOV ORA		test for -count zero	
	343:257 343:257 343:257 176		INDXLO			-pulse low	343:357 343 343:360 343			702		XTHL XTHL	•	long -NOP	
	343:260 241 343:261 312 257 343	644		ANA C		wait for -index	343:361 302	354	343	704 705			TILOOP		
	343:264		INDXCT	JZ INDXI		-pulse high'	, ,, ,, , , , , , , , , , , , , , , ,			706		N 🕹 I			
	343:264 023 343:265 343	647 648		INX D XTHL .		advance count four	343:365 340)		708	-	DB		backward	ţ
	343:266 343 343:267 343 343:270 343	649 650 651		XTHL . XTHL . XTHL .		-dummý -instructions -for delay	343:366 000 343:367 303			711	DVREND	DB DB	0 303Q	-jump -instruction	
	343:271 176 343:272 241	652 653 . 654		MOV A,M ANA C JNZ INDXO	CT.	wait -for next -low index	346:314 346:314 000	:031		712	* STACK		RAM+2: 314 310	Q	
	343:276 311	655 656		RET .		98 machine cycles	346:345 000	-		715	TIMER	CW .		head load time	
	143:277	657	• DENFIX				146:347 000 146:351 000	347		717	DMAADR HDFLAG	CW.		dma address read header fl	
· .	ł4] : 277	657	•												
						· ·	·					•			


346:35 346:35 346:35 346:35 346:35 346:36 346:36 346:36 346:36 346:36 346:36 346:37 346:37 346:37 346:37 346:37 346:37 346:37	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 DISK 1 CDISK 2 TZFLAG 3 DOPRAM 4 DOTRK 5 DIPRAM 6 DITRK 7 D2PRAM 8 -D2TRK 9 D3PRAM 0 D3TRK 1 DCREG 2 SIDE 3 SECTOR 4 TRACK 5 TRKNO 6 SIDENO 7 SECTNO 8 SECLEN 9 CRCLO	DB O DB 10 DB 0 DB 3 DB 37 DB 3 DB 37 DB 37	100current drive0track zero indicator3drive 0 parameters3770drive 1 parameters3770drive 1 track no3drive 2 parameters3770drive 2 track no3drive 3 parameters3770drive 3 track no3current parameters3770drive 3 track no3current parameters0new side select0new sector0-sector0-header0-data0-buffer	
--	--	--	---	---	--





L REC





















14 6 DATA 0 -ÕUT3 IN₃ -<u>95</u> DI Ø 8 12 DATA 1 OUT4 -94 DI 1 IN4 4 16 IN2 DATA 2 ουT₂ -41> DI 2 LS240 11 DATA 3 1N5 00T5 -**4**2> DI 3 2 18 DATA 4 ÖUT, ואז -<u>91</u> DI 4 10D 13 OUT 6 DATA 5 IN₆ -92 DI 5 17 IN₈ DATA 6 ÕŨŤ, -93) DI 6 15 DATA 7 1N₇ OUT, - 43> DI 7 ENBLA 19 1-READ ENBL









Morrow Designs, Inc. ker **Toys**^{T5221} Central Avenue, Richmond, CA 94804 (415) 524-2101

FIELD ENGINEERING MEMO

TO: All DISCUS Owners and Dealers

SUBJECT: Update for DISCUS Double Density Operating Systems

FROM: George Morrow

In a world of sell-and-forget, you may be gratified to learn that Morrow Designs sells and remembers. That's why we're offering an operating systems upgrade for all DISCUS Double Density Disk Drives. At cost. Or below.

Here's why: We found an anomaly in Western Digital's 1791 Floppy Disk Controller chip. Nothing major.

But under certain conditions, you could get an "error" from CP/M $^{\mathbb{P}}$ Operating System (BDOS ERROR - "BAD SECTOR"). When this happens, certain information on the disk is no longer readable. But it's software correctible. So, we're correcting it. At cost. Or below.

Here's what you do:

For the Double Density DISCUS Controller Model B

- If the 2708 EPROM has a label marked "B/V2", no action is required -a) you have the latest version of the driver software which corrects the 1791 anomaly.
- b) If the 2708 EPROM has no label, it must be replaced or reprogrammed: Send us a check for \$15.00 or a 2708 EPROM which is erased and functional.

For the Double Density DISCUS Controller REVs 0, 1, 3 and 4

- If you have 2.0, 2.1, or 2.2 CP/M, send us a clean diskette or your CBICS O check for \$7.00. We'll send back the latest 2.2 CP/M diskette. a)
- ь) If you have Lifeboat 1.4 CP/M, it's going to be a little more expensive. \$42.00. For that we'll send you the latest version of CP/M 2.2 on a diskette and complete documentation for the upgrade. Or, if you send us a clean diskette, the cost is only \$35.00. Normally, the cost of the documentation alone is \$35.00. Again, we must have the serial number of your CP/M in order to make this upgrade.

NOTES ON LIFEBOAT 2D CP/M FOR THINKER TOYS

There are several features of Lifeboat's 2D version of CP/M with which users accustomed to single density CP/M on 8 inch drives may not be familiar. These features will be explained below.

ASSIGNING DENSITY

2D CP/M must be aware of the density of a diskette before it can successfully perform a read or write operation. The command file "DENSITY" allows the user to inform CP/M of the density which a given drive will be assigned. If a wrong density diskette is placed in a drive, and that drive is subsequently accessed, the system will fall into an irrecoverable error.

The default assignment of densities in the production CP/M disk is: A, C, and D drives = Double Density; B drive = Single Density

To change this arrangement temporarily, type DENSITY and follow the prompts. To make a permanent change, follow the instructions contained in the "ASM" file TTUSER.

FORMATTING A DISKETTE

The two command programs, FORMATID and FORMAT2D, will format a diskette in single and dual density respectively. FORMATID will write sector headers for 26 sectors per track, 128 bytes per sector. FORMAT2D will write sector headers for 26 sectors per track, 256 bytes per sector. A disk can be formatted in either density regardless of the density assigned to the formatting drive under CP/M-- however the drive will not be able to read the disk it has just formatted unless the drive has been assigned the proper density.

USER and TTUSER

2D CP/M dedicates the equivalent of three single density sectors, or one and a half pages of memory, for user I/O. In single density CP/M this was subsumed under the CBIOS. In a 24K system, locations 5E8Ø to 5FFF contain user I/O.

To alter CP/M size or change the I/O routines or both from the original production configuration, the USER or TTUSER file must be edited to reflect the desired changes and re-assembled to create a HEX file of the new I/O. The active I/O on production diskettes was assembled from the file called TTUSER, while a simpler file called USER provides an alternative specimen which does not implement I/O byte.

Both source files are amply commented. It should be noted that to retain the file TTUSER as the actual I/O driver after a MOVCPM command, only the EQUATE labeled "MSIZE" need be changed in the edit prior to re-assembly. However, after re-assembly, the PRN file of TTUSER should be examined in order to find the new "OFFSET" variable which will be needed in order to overlay the driver onto the new CP/M system.

A simple MOVCPM N command will create a new CP/M of "N" K size with only the console driver implemented. Thus no overlay is necessary if the only device CP/M is to be aware of is the console terminal.

RECONFIGURING A SYSTEM

Once the USER or TTUSER file has been edited and re-assembled, the following procedure may used to incorporate the new drivers into CP/M:

-Note the OFFSET of the new CP/M from the PRN file of USER or TTUSER.

-Type "MOVCPM N *", where N represents the memory size in kilobytes. The smallest CP/M size is 17K.

-Type "SAVE 35 CPMN.COM", with N as above.

-Type "DDT CPMN.COM", with N as above.

-Type "IUSER.HEX", or "ITTUSER.HEX"

-Type "ROFFSET", where OFFSET is the value obtained from the PRN file USER or TTUSER. For a 24K system, one would type "RC380; for a 32K system, RA380 etc.

6350 MPK

-Type control C

-Type "SYSGEN"; CP/M will request for the source drive.

-Type Return; the source for the new system is already in memory.

-Type the destination drive-- Λ , B, C or D. Make sure that the drive in question has a disk formatted in the proper density.

-Reset the system and boot the new disk.

SAVEUSER

The SAVEUSER command places whatever I/O that happens to be in memory onto the CP/M boot program. Thus new I/O drivers can be patched in from a front panel or monitor, and made permanent through the SAVEUSER command. A subsequent MOVCPM command will overwrite this patch, so once a driver has been tested it should be incorporated into a USER source file as soon as possible. The memory locations to patch in I/O drivers can be found in the listing of TTUSER included with the CP/M diskette.

AUTO.COM

The AUTO.COM function does not work at this time.

	1:			,			
2: 3:			. * * * * * * *	*******	*****	****	****
4:			•		JSER AREA		
5:			;		NKER TOYS 2D CONT	ROLLER AND SWITC	CHBOARD
6:			, ; * * * * * * * *		*****		
7:			;				
8:			;		IVER IMPLEMENTS 1	-	
9:			•		VICE IS AN RS232		_
10:			•		E I/O CONNECTOR (E IS AN RS232 OR)
11: 12:					E IS AN RS232 OR E SECOND SERIAL B		HBOARD
13:			; ATTACIN		DUTINES CAN BE US		
14:			FOR TH		PMENT OF YOUR OWN		
15:			;		50 LOCATIONS OF V		
16:			•		H DRIVE AND SETTI		
17:			•		A FILE NAMED "AUT	CO.COM" ON EITHER	२
18: 19:				R WARM BO	MPLE, RENAME BASI		MC
20:			USING '		AND "REN AUTO.CON		
21:					OMATICALLY ACTIVA		D BOOT.
22:			;				
23:			;*****		* * * * * * * * * * * * * * * * * * * *	******	*****
24:			;	SYSTEM I	EQUATES ******************		
25: 26:			•		· · · · · · · · · · · · · · · · · · ·		
27:	ØØ18	=	MSIZE	EQU	24	;CP/M SYSTEM SIZ	ZE IN KBYTES
28:	2000		BIAS	EQU	(MSIZE-16)*1024		
29:	4600		CPMB		2600H+BIAS	;LOCATION OF CCH	
3Ø: 31:	4EØØ 5BØØ		BDOS BIOS	EQU EQU	2EØØH+BIAS 3BØØH+BIAS	;LOCATION OF BDC ;LOCATION OF BIC	
32:	5E8Ø		USER	EQU	BIOS+380H	;START OF USER A	
33:	C38Ø		OFFSET		1E8ØH-BIOS	;TO SYSGEN IMAGE	
34:			;				
35:			******		**************************************		
36: 37:			; • * * * * * * *		**************************************		
38:			;	ON DISK		IN SYSGEN	IN 24K SYSTEM
39:			;	TRACK	SECTOR	ADDRESS	
4Ø:			;BOOT	Ø	1	900H	ØE7ØØH
41:			;CCP	1	1	Ø98ØH	4600H
42: 43:			;BDOS ;BIOS	1 1	17 43	118ØH 1E8ØH	4ЕØØН 5ВØØН
43:			; MODE	1	49	21FFH	5E7FH
45:			USER;	1	50-52	2200H	5E8ØH
46:			;TOP OF	SYSTEM		237FH	5FFFH
47:			;				
48:			;DOUBLE		SKIP TABLE		
49: 50:			i :		20,37,38,3,4,21,2 26,43,44,9,10,27,		
51:			;		1,32,49,50,15,16,		
52:			;				· . ·
53:			/				
54: 55:					ONS AND DENSITY S		
55: 56:			;				
57:	5E78		,	ORG	USER-8	;5E78H IN 24K SY	STEM
58 :		01000101	DNSTY:	DB	1,0,1,1	;DRIVE B SD, OTH	
59:				20	;BØ=DENSITY	Ø=SNGL, 1=DBL	
60:	5E7C	000000		DB	0,0,0	;RESERVED	

61: 5E7F ØØ MODE: DB ; MODE BYTE Ø 62: ;BITØ=1 DOES AUTO ON COLD BOOT 63: ;BIT1=1 DOES AUTO ON WARM BOOT 64: 65: SAMPLE USER AREA 66: 5E8Ø 67: USER ;5E8ØH IN DIST SYSTEM ORG 68: 69: 70: * JUMP TABLE - JMPS MUST REMAIN HERE, IN SAME ORDER 71: 72: 73: 5E8Ø C33C5F JMP INIT ; INITIALIZATION 74: 5E83 C3985E JMP CONST ;CONSOLE STATUS 75: 5E86 C3A45E JMP CONIN ;CONSOLE INPUT 5E89 C3B65E ;CONSOLE OUTPUT 76: JMP CONOUT 77: 5E8C C3D15E LIST ;LIST OUTPUT JMP 5E8F C3C65E 78: JMP PUNCH ; PUNCH OUTPUT 79: 5E92 C3BC5E JMP READER ;READER INPUT 5E95 C3335F 8Ø: JMP PRST ; PRINTER STATUS 81: 82: $\emptyset \emptyset \emptyset 4 =$ CDISK EOU 4 ;current disk storage location 83: $\emptyset \emptyset \emptyset 3 =$ IOBYTE EOU 3H ; iobyte storage location 84: 85: * 86: * 87: * Iobyte allows selection of different I/O devices. It * 88: * can be initialized in any way by changing the equate * 89: * bellow. * * Initial iobyte is currently defined as : 9Ø: 91: * console = tty * reader = tty * 92: 93: * punch = tty 94: * list = tty 95: 96: 97: 98: 0000 = INTIOBY EQU ; initial iobyte, Ø 99: 100: * * 101: * 102: * The following equates reference the disk jockey/2d 103: * controller board. If your controller is non-standard * 104: * * then all the equates can be changed by re-assigning the * value of ORIGIN to be the starting address of your * 105: * controller. 106: 107: * 108: 109: 110: EØØØ =ORIGIN EQU ØEØØØH ;disk jockey/2d beginning address ;serial input routine 111: EØØ3 =INPUT EQU ORIGIN+3 112: EØØ6 =EOU ORIGIN+6 ;serial output routine OUTPUT ;serial device status routine 113: $E\emptyset 21 =$ TSTAT EOU ORIGIN+21H ;carriage return 114: $\emptyset \emptyset \emptyset D =$ ACR EOU ØDH 115: ;line feed $\emptyset \emptyset \emptyset A =$ ALF EOU ØAH ;default character output 116: $E \emptyset \emptyset 6 =$ COTTY EOU OUTPUT 117: CITTY EQU ;default character input EØØ3 =INPUT 118: 119: 120:

21: const: get the status for the currently assigned console * device. The console device can be gotten from 22: 23: * iobyte, then a jump to the correct console status * * 24: routine is performed. 25: ******** 26: 27: 5E98 21Ø45F 28: CONST LXI H,CSTBLE ; beginning of jump table 5E9B C3A75E 29: JMP CONIN1 ;select corre jump 30: 31: 32: * 33: * csreader: if the console is assigned to the reader then * * 34: a jump will be made here, where another jump 35: * will occur to the correct reader status. * * * 36: 37: 38: .39: 5E9E 210C5F CSREADR LXI H, CSRTBLE ; beginning of reader status tal READERA .40: 5EA1 C3BF5E JMP .41: .42: .43: * .44: conin: take the correct jump for the console input routine. The jump is based on the two least sig-.45: * nificant bits of iobyte. .46: .47: .48: .49: 5EA4 21DC5E 150: CONIN H,CITBLE ; beginning of character input t LXI .51: 152: .53: * entry at coninl will decode the two least significant bits :54: * of iobyte. This is used by conin, conout, and const. 155: 156: 157: 5EA7 3AØ3ØØ CONIN1 IOBYTE LDA 158: 5EAA 17 RAL 159: * L6Ø: entry at seldev will form an offset into the table pointed 161: to by H&L and then pick up the address and jump there. 162: 163: 164: ;strip off unwanted bits SELDEV ANI 165: 5EAB E606 6H 166: MVI D,Ø ; form affset 5EAD 1600 5EAF 5F MOV E,A 167: ;add offset 5EBØ 19 DAD D 168: 169: 5EB1 7E MOV A,M ;pick up high byte INX 170: 5EB2 23 Н ;pick up low byte MOV 171: 5EB3 66 H,M MOV ;form address 172: 5EB4 6F L,A PCHL 5EB5 E9 ;go there ! 173: 174: 175: 176: * * conout: take the proper branch address based on the two 177: * least significant bits of iobyte. 178: * 179: 180:

5EB6 21E45E CONOUT LXI H, COTBLE ; beginning of the character out tabl 5EB9 C3A75E JMP CONIN1 ; do the decode * reader: select the correct reader device for input. The * reader is selected from bits 2 and 3 of iobyte. * 5EBC 21FC5E READER LXI H,RTBLE ; beginning of reader input table * entry at readera will decode bits 2 & 3 of iobyte, used * by csreader. 5EBF 3AØ3ØØ READERA LDA IOBYTE * * entry at readerl will shift the bits into position, used * by list and punch. 5EC2 1F READR1 RAR 5EC3 C3AB5E JMP SELDEV punch: select the correct punch device. The seection * comes from bits 4&5 of iobyte. PUNCH 5EC6 21F45E LXI H, PTBLE ; beginning of punch table 5EC9 3AØ3ØØ LDA IOBYTE * entry at pnchl rotates bits a little more in prep for seldev, used by list. 5ECC 1F PNCH1 RAR 5ECD 1F RAR 5ECE C3C25E JMP READR1 * list: select a list device based on bits 6&7 of iobyte ******* 5ED1 21EC5E H,LTBLE ; beginning of the list device routines LIST LXI 5ED4 3AØ3ØØ LDA IOBYTE 5ED7 1F RAR 5ED8 1F RAR 5ED9 C3CC5E JMP PNCH1 * If customizing I/O routines is being performed, the * * table below should be modified to reflect the changes. * * all I/O devices are decoded out of iobyte and the jump *

		****	: * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
	* table * all I	e below s [/O devic	should be ces are d	* outines is being performed, the * e modified to reflect the changes. * lecoded out of iobyte and the jump * lowing tables. *
	* * * * * * *	:****	:*****	* * ***********************************
	*			
		ole input	. table	
SEDC Ø3EØ	CITBLE	DW	CITTY	; input from tty (currently assigned by intioby, input from 2d)
5EDE 1F5F		DW	CICRT	; input from crt (currently SWITCHBOARD serial port 1)
5EEØ BC5E 5EE2 1F5F		DW DW	READER CIUCl	;input from reader (depends on reader selection) ;input from user console 1 (currently SWITCHBOARD serial port 1)
JUUS IFJE		DW	CIUCI	The row user console i (currenciy barrenboard serial pore i)
	*			
	* conso *	ole outpu	it table	
5EE4 Ø6EØ	COTBLE	DW	COTTY	;output to tty (currently assigned by intioby,output to 2d)
5EE6 145F		DW	COCRT	;output to crt (currently SWITCHBOARD serial port 1)
SEE8 D15E		DW	LIST	;output to list device (depends on bits 6&7 of iobyte)
5EEA 145F		DW	COUCl	;output to user console 1 (currently SWITCHBOARD serial port 1)
	*			
	* list *	device t	able	
5EEC Ø6EØ	LTBLE	DW	COTTY	;output to tty (currently assigned by intioby,output to 2d)
5EEE 145F		DW	COCRT	;output to crt (currently SWITCHBOARD serial port 1)
5EFØ 145F		DW	COLPT	;output to line printer (currently SWITCHBOARD serial port 1)
5EF2 145F		DW	COUL1	;output to user line printer 1 (currently SWITCHBOARD serial port 1)
	*			
	* pùnch *	n device	table	
5EF4 Ø6EØ	PTBLE	DW	COTTY	;output to the tty (currently assigned by intioby,output to 2d)
5EF6 145F	11022	DW	COPTP	;output to paper tape punch (currently SWITCHBOARD serial port 1)
5EF8 145F		DW	COUP1	;output to user punch 1 (currently SWITCHBOARD serial port 1)
5EFA 145F		DW	COUP 2	;output to user punch 2 (currntlly SWITCHBOARD serial port 1)
	*			
		er device	input t	ahla

* reader device input table
*

		* reade *	r device	input t	able						
5EFE 5FØØ	Ø3EØ 1F5F 1F5F 1F5F	RTBLE	DW DW DW DW	CITTY CIPTR CIUR1 CIUR2	;input ;input	from from	tty (currently paper tape read user reader 1 (user reader 2 (der (curre (currently	ently SWI SWITCHE	TCHBOARD s SOARD seria	serial port l') al port l)
		* * conso	le statu	s table							
		*			•						
5FØ6 5FØ8	285F 335F 9E5E 335F	CSTBLE	DW DW DW DW	CSTTY CSCRT CSREADR CSUC1	;status ;status	s from s from	ty (currently a n crt (currently n reader (depend n user console]	y SWITCHBC ds on read	DARD seri ler devic	al port 1) e)	
1		*			_						
		* statu *	s fromre	ader dev	ice						
	2B5F	CSRTBLE		CSTTY			n tty (currently				
	335F		DW	CSPTR			n paper tape rea				
	335F 335F		DW DW	CSUR1 CSUR2			n user reader l 1ser reader 2 (d				
					•			-		· · · · · · · · · · · · · · · · · · ·	
		******	*****	*****	******	*****	*****	* * * * * * * * * * *			
			ollowing	equates	set out	put d	levice to output				
		* the S	WITCHBOA	RD seria	l port 1	•	- -	*	r		
		* ******	*****	******	******	* * * * *	* * * * * * * * * * * * * * * * *	, * * * * * * * * *	r		
5F14		COCRT	EQU	\$;output			_			•
5F14		COUCI	EQU	\$			n user console]				
5F14		COUL1	EQU	\$	•		n user line prir				
5F14		COPTP	EQU	\$;output	tron	n paper tape pur	nch			
5F14		COUP1	EQU	\$			n user punch 1				
5F14		COUP2	EQU	\$			n user punch 2				
	DBØ2	COLPT	IN	2			n line printer,g	get status	5		
	E68Ø		ANI	8ØH	;walt (intil	ok to send				
	CA145F		JZ	COLPT							
5F1B			MOV	A,C	;output	. the	character	· .			
5F1C 5F1E	D301		OUT RET	1							
	~ <i>_</i>										
		******	******	******	*****	****	*****	* * * * * * * * * *	e de la constante de la const		
		_ 1 .							_		
		*					_		ſ		
			ollowing from the				it from the devi	ices to *			

	******	****	******	**********************************	****							
	*											
	* The f	Following	equates	s set the input from the devices to) *							
				BOARD serial port 1	*							
	÷ Come	IIOM LITE	SWITCHE	SOARD Sellar polt r	· •							
	******			*****								
	*****	* * * * * * * * * *	******	************************************	~ ~ ~ ~							
5F1F =	CTUC1	ROU	Ċ	input from upor concolo l								
•	CIUCI	EQU	\$; input from user console 1								
5F1F =	CICRT	EQU	\$ \$; input from crt								
5F1F =	CIUR1	EQU	Ş	; input from user reader l								
5F1F =	CIUR2	EQU	\$;input from user reader 2								
5F1F DBØ2	CIPTR	IN	2	; input from paper tape reader, ge	et status							
5F21 E64Ø		ANI	4ØH	;wait for character								
5F23 CA1F5F		JZ	CIPTR									
5F26 DBØ1		IN	1									
5F28 E67F		ANI		strip off the parity								
5F2A C9		RET		, built out one partof								
JL ZH CJ												
	*****	*******	******	******	* * * *							
	*				*							
	* conso	ole statu	s routir	nes, test if a character has arrive	ed *							
. · · ·	*				*							
	*****	******	*******	* * * * * * * * * * * * * * * * * * * *	* * * *							
5F2B CD21EØ	CSTTY	CALL	TSTAT	;status from disk jockey 2d								
5F2E 3EØØ	STAT	MVI	Α,Ø	;prep for zero return								
5 F 3Ø CØ		RNZ		;nothing found								
5 F 31 3D		DCR	A	;return with ØFFH								
5F32 C9		RET										
	*****	* * * * * * * * *	******	* * * * * * * * * * * * * * * * * * * *	* * * *							
	*				*							
	* The	following	equates	s cause the devices to get status	*							
				serial port 1.	*							
	*				*							
	*****	* * * * * * * * *	******	**************	****							
5F33 =	PRST	EQU	\$;STATUS OF PRINTER								
5F33 =	CSUR1	EQU	Ś	;status of user reader l								
5F33 =	CSUR2	EQU	¢	;status of user reader 2								
5F33 =	CSPTR	EQU	¢	status of paper tape reader								
5F33 = 5F33 =			\$ \$ \$ \$	· · · ·								
	CSUC1	EQU		status of user console 1								
5F33 DBØ2	CSCRT	IN	2	;status from crt, get status								
5F35 E64Ø		ANI	4ØH	;strip of data ready bit								
5F37 EE40		XRI	4ØH	;make correct polarity								
5F39 C32E5F		JMP	STAT	;return proper indication								
		*******	******	******								
	*				*							
	* THE I	FOLLOWING	IS A TH	ERMINAL INITIALIZATION ROUTINE.	*							
				RFORM ANY INITIALIZATION YOU MAY	*							
				I IS NOT NEEDED.	*							
	*				*							
		*******	******	*****	* * *							
5F3C =	INIT	EQU	\$									
5F3C 3EØØ			A, INTIC									
5F3E 32Ø3ØØ		STA	IOBYTE									
			TODILE									
5F41 C9		RET										