

HIGH SPEED 8K x 8 CMOS EPROM

KEY FEATURES

- **Fast Access Time**
— 55 ns
- **Low Power Consumption**
- **DESC SMD No. 8510207**
- **EPI Processing**
— Latch-Up Immunity Up to 200 mA
- **Standard EPROM Pinout**
- **Available in PLDCC**

GENERAL DESCRIPTION

The WS57C64F is an extremely HIGH PERFORMANCE 64K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar speeds while consuming very little power.

Two major features of the WS57C64F are its Low Power and High Speed. These features make it an ideal solution for applications which require fast access times, low power, and non-volatility. Typical applications include modems, secure telephones, servo controllers, and industrial controllers.


The WS57C64F is configured in the standard EPROM pinout which provides an easy upgrade path to higher density EPROMs.

3

MODE SELECTION

MODE	PINS			V _{PP}	V _{CC}	OUTPUTS
	PGM	CE	OE			
Read	X	V _{IL}	V _{IL}	V _{CC}	V _{CC}	D _{OUT}
Output Disable	X	X	V _{IH}	V _{CC}	V _{CC}	High Z
Standby	X	V _{IH}	X	V _{CC}	V _{CC}	High Z
Program	V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	D _{IN}
Program Verify	V _{IH}	V _{IL}	V _{IL}	V _{PP}	V _{CC}	D _{OUT}
Program Inhibit	X	V _{IH}	X	V _{PP}	V _{CC}	High Z

PIN CONFIGURATION



PRODUCT SELECTION GUIDE

PARAMETER	WS57C64F-55	WS57C64F-70
Address Access Time (Max)	55ns	70ns
Chip Select Time (Max)	55ns	70ns
Output Enable Time (Max)	20ns	25ns

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature.....	-65° to + 150°C
Voltage on any Pin with Respect to Ground	-0.6V to +7V
V _{PP} with Respect to Ground.....	-0.6V to + 14V
ESD Protection.....	>2000V

***NOTICE:**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

OPERATING RANGE

RANGE	TEMPERATURE	V _{CC}
Commercial	0°C to +70°C	+5V ± 10%
Industrial	-40°C to +85°C	+5V ± 10%
Military	-55°C to +125°C	+5V ± 10%

DC READ CHARACTERISTICS Over Operating Range with V_{PP} = V_{CC}

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNITS
V _{IL}	Input Low Voltage	(Note 5)	-0.1	0.8	V
V _{IH}	Input High Voltage	(Note 5)	2.0	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	I _{OL} = 16 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4 mA	2.4		V
I _{SB1}	V _{CC} Standby Current (CMOS)	$\overline{CE} = V_{CC} \pm 0.3$ V (Notes 1 and 3)		500	μA
I _{SB2}	V _{CC} Standby Current (TTL)	$\overline{CE} = V_{IH}$ (Notes 2 and 3)		15	mA
I _{CC1}	V _{CC} Active Current (CMOS)	(Notes 1 and 4) Outputs Not Loaded	Comm'l	20	mA
			Industrial	30	mA
			Military	30	mA
I _{CC2}	V _{CC} Active Current (TTL)	(Notes 2 and 4) Outputs Not Loaded	Comm'l	25	mA
			Industrial	35	mA
			Military	35	mA
I _{PP}	V _{PP} Supply Current	V _{PP} = V _{CC}		100	μA
V _{PP}	V _{PP} Read Voltage		V _{CC} - 0.4	V _{CC}	V
I _{LI}	Input Leakage Current	V _{IN} = 5.5V or Gnd	-10	10	μA
I _{LO}	Output Leakage Current	V _{OUT} = 5.5 V or Gnd	-10	10	μA


- NOTES:**
1. CMOS inputs: GND ± 0.3V or V_{CC} ± 0.3V.
 2. TTL inputs: V_{IL} ≤ 0.8V, V_{IH} ≥ 2.0V.
 3. Add 1 mA/MHz for A.C. power component.

4. Add 3 mA/MHz for A.C. power component.
5. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise.
Do not attempt to test these values without suitable equipment.

AC READ CHARACTERISTICS Over Operating Range with V_{PP} = V_{CC}

PARAMETER	SYMBOL	WS57C64F-55		WS57C64F-70		UNITS
		MIN	MAX	MIN	MAX	
Address to Output Delay	t _{ACC}		55		70	ns
\overline{CE} to Output Delay	t _{CE}		55		70	
\overline{OE} to Output Delay	t _{OE}		20		25	
Output Disable to Output Float	t _{DF}		20		25	
Address to Output Hold	t _{OH}	10		10		

AC READ TIMING DIAGRAM



CAPACITANCE (6) $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$


3

SYMBOL	PARAMETER	CONDITIONS	TYP (7)	MAX	UNITS
C_{IN}	Input Capacitance	$V_{IN} = 0V$	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	8	12	pF
C_{VPP}	V_{PP} Capacitance	$V_{PP} = 0V$	18	25	pF

NOTES: 6. This parameter is only sampled and is not 100% tested.
 7. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.

TEST LOAD (High Impedance Test Systems)

A.C. TESTING INPUT/OUTPUT WAVEFORM



NOTE: 8. Provide adequate decoupling capacitance as close as possible to this device to achieve the published A.C. and D.C. parameters. A 1.0 microfarad capacitor in parallel with a 0.1 microfarad capacitor connected between V_{CC} and ground is recommended. Inadequate decoupling may result in access time degradation or other transient performance failures.

PROGRAMMING INFORMATION

DC CHARACTERISTICS ($T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5.6\text{V} \pm 0.25\text{V}$, $V_{PP} = 13.5 \pm 0.5\text{V}$)


SYMBOLS	PARAMETER	MIN	MAX	UNIT
I_{LI}	Input Leakage Current ($V_{IN} = V_{CC}$ or Gnd)	-10	10	μA
I_{PP}	V_{PP} Supply Current During _____ Programming Pulse ($CE = PGM = V_{IL}$)		60	mA
I_{CC}	V_{CC} Supply Current		25	mA
V_{OL}	Output Low Voltage During Verify ($I_{OL} = 16\text{ mA}$)		0.4	V
V_{OH}	Output High Voltage During Verify ($I_{OH} = -4\text{mA}$)	2.4		V

- NOTES:**
- V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP} .
 - V_{PP} must not be greater than 14 volts including overshoot. During $CE = PGM = V_{IL}$, V_{PP} must not be switched from 5 volts to 13.5 volts or vice-versa.
 - During power up the PGM pin must be brought high ($\geq V_{IH}$) either coincident with or before power is applied to V_{PP} .

AC CHARACTERISTICS ($T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5.6\text{V} \pm 0.25\text{V}$, $V_{PP} = 13.5 \pm 0.5\text{V}$)

SYMBOLS	PARAMETER	MIN	TYP	MAX	UNITS
t_{AS}	Address Setup Time	2			μs
t_{CES}	Chip Enable Setup Time	2			μs
t_{OES}	Output Enable Setup Time	2			μs
t_{OS}	Data Setup Time	2			μs
t_{AH}	Address Hold Time	0			μs
t_{OH}	Data Hold Time	2			μs
t_{DF}	Chip Disable to Output Float Delay	0		130	ns
t_{OE}	Data Valid From Output Enable			130	ns
t_{VS}	V_{PP} Setup Time	2			μs
t_{PW}	PGM Pulse Width	1	3	10	ms

PROGRAMMING WAVEFORM



ORDERING INFORMATION

PART NUMBER	SPEED (ns)	PACKAGE TYPE	PACKAGE DRAWING	OPERATING TEMPERATURE RANGE	WSI MANUFACTURING PROCEDURE
WS57C64F-55D	55	28 Pin Cerdip, 0.6"	D2	Comm'l	Standard
WS57C64F-55J	55	32 Pin PLDCC	J4	Comm'l	Standard
WS57C64F-70CMB*	70	32 Pad CLLCC	C2	Military	MIL-STD-883C
WS57C64F-70D	70	28 Pin Cerdip, 0.6"	D2	Comm'l	Standard
WS57C64F-70DI	70	28 Pin Cerdip, 0.6"	D2	Industrial	Standard
WS57C64F-70DMB*	70	28 Pin Cerdip, 0.6"	D2	Military	MIL-STD-883C
WS57C64F-70J	70	32 Pin PLDCC	J4	Comm'l	Standard

NOTES: 12. The actual part marking will not include the initials "WS."

*SMD product. See section 5 for DESC SMD number.

3

PROGRAMMING/ALGORITHMS/ERASURE/PROGRAMMERS

**REFER TO
PAGE 6-1**

The WS57C64F is programmed using Algorithm A shown on page 6-3.