

**MOS
LSI**

**TMS 4060 JL, NL
4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES**

OCTOBER 1977

- 4096 x 1 Organization
- 3 Performance Ranges:

	ACCESS TIME (MAX)	READ OR WRITE CYCLE (MIN)	READ, MODIFY WRITE CYCLE (MIN)
TMS 4060	300 ns	470 ns	710 ns
TMS 4060-1	250 ns	430 ns	640 ns
TMS 4060-2	200 ns	400 ns	580 ns

- Full TTL Compatibility on All Inputs Except CE (No Pull-Up Resistors Needed)
- Low Power Dissipation
 - 400 mW Operating (Typical)
 - 0.2 mW Standby (Typical)
- Single Low-Capacitance Clock
- N-Channel Silicon-Gate Technology
- 22-Pin 400-Mil Dual-in-Line Package

description

The TMS 4060 series is composed of high-speed dynamic 4096-bit MOS random-access memories, organized as 4096 one-bit words. N-channel silicon-gate technology is employed to optimize the speed/power/density trade-off. Three performance options are offered: 300 ns access for the TMS 4060, 250 ns access for the TMS 4060-1, and 200 ns for the TMS 4060-2. These options allow the system designer to more closely match the memory performance to the capability of the arithmetic processor.

All inputs except the chip enable are fully TTL-compatible and require no pull-up resistors. The low capacitance of the address and control inputs precludes the need for specialized drivers. When driven by a Series 74 device, the guaranteed dc input noise immunity is 200 mV. The TTL-compatible buffer is guaranteed to drive two Series 74 TTL gates. The TMS 4060 series uses only one clock (chip enable) to simplify system design. The low-capacitance chip-enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers.

The typical power dissipation of these RAM's is 400 mW active and 0.2 mW standby. To retain data only 6 mW average power is required, which includes the power consumed to refresh the contents of the memory.

The TMS 4060 series is offered in both 22-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages. The series is guaranteed for operation from 0°C to 70°C. These packages are designed for insertion in mounting-hole rows on 0.400-mil centers.

operation


chip select (\overline{CS})

The chip-select terminal, which can be driven from standard TTL circuits without an external pull-up resistor, affects the data-in, data-out and read/write inputs. The data input and data output terminals are enabled when chip select is low. Therefore, the read, write, and read-modify-write operations are performed only when chip select is low. If the chip is to be selected for a given cycle, the chip-select input must be low on or before the rising edge of the chip enable. If the chip is not to be selected for a given cycle, chip select must be held high as long as chip enable is high. A register for the chip-select input is provided on the chip to reduce overhead and simplify system design.

chip enable (CE)

A single external clock input is required. All read, write, and read-modify-write operations take place when the chip enable input is high. When the chip enable is low, the memory is in the low-power standby mode. No read or write operations can take place because the chip is automatically precharging.

22-PIN CERAMIC AND PLASTIC
DUAL-IN-LINE PACKAGES
(TOP VIEW)



TMS 4060 JL, NL

4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

DIAGRAM

operation (continued)

mode select (R/W)

The read or write mode is selected through the read/write ($\overline{R/W}$) input. A logic high on the $\overline{R/W}$ input selects the read mode and a logic low selects the write mode. The read/write terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected.

address (A0–A11)

All addresses must be stable on or before the rising edge of the chip-enable pulse. All address inputs can be driven from standard TTL circuits without pull-up resistors. Address registers are provided on chip to reduce overhead and simplify system design.

data-in (DI)

Data is written during a write or read-modify-write cycle while the chip enable is high. The data-in terminal can be driven from standard TTL circuits without a pull-up resistor. There is no register on the data-in terminal.


data-out (DO)

The three-state output buffer provides direct TTL compatibility with a fan-out of two Series 74 TTL gates. The output is in the high-impedance (floating) state when the chip enable is low. It remains in the high-impedance state if the chip-select input is high when chip enable goes high and provided that chip select remains high as long as chip enable is high. If the chip select is set up low prior to the rise of chip enable and held low an interval after that rise, the output will be enabled as long as chip enable stays high regardless of subsequent changes in the level of chip select. A data-valid mode is always preceded by a low output state. Data-out is inverted from data-in.

refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs, A0 through A5 (pins 8, 9, 10, 13, 14, 15), or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row. The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, then chip select must be high. The column addresses (A6 through A11) can be indeterminate during refresh.

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note)	-.03 to 20 V
Supply voltage, VCC, VDD relative to VSS	-1 to 15 V
Supply voltage, VDD (see Note)	-.03 to 20 V
Supply voltage, VSS (see Note)	-.03 to 20 V
All input voltages (see Note)	-.03 to 20 V
Chip-enable voltage (see Note)	-.03 to 20 V
Output voltage (operating, with respect to VSS)	-2 to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE: Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, V_{SS} (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to V_{SS}.

TMS 4060 JL, NL

4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

recommended operating conditions (see Note)

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
Supply voltage, V_{DD}	11.4	12	12.6	V
Supply voltage, V_{SS}		0		V
Supply voltage, V_{BB}	-4.5	-5	-5.5	V
High-level input voltage, V_{IH} (all inputs except chip enable)		2.2	5.25	V
High-level chip enable input voltage, $V_{IH}(CE)$	$V_{DD} - 0.6$		$V_{DD} + 1.0$	V
Low-level input voltage, V_{IL} (all inputs except chip enable) (see Note)		-0.6	0.6	V
Low-level chip enable input voltage, $V_{IL}(CE)$ (see Note)		-1	0.6	V
Refresh time, $t_{refresh}$			2	ms
Operating free-air temperature, T_A		0	70	C

NOTE: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

electrical characteristics over full range of recommended operating conditions, $T_A = 0^\circ\text{C}$ to 70°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
V_{OH}	High-level output voltage		2.4	V_{CC}	V	
V_{OL}	Low-level output voltage		V_{SS}	0.4	V	
I_i	Input current (all inputs except chip enable)	$V_i = 0$ to 5.25 V		10	μA	
$I_i(CE)$	Chip enable input current	$V_i = 0$ to 13.2 V		2	μA	
I_{OZ}	High-impedance-state (off-state) output current	$V_O = 0$ to 5.25 V		10	μA	
I_{CC}	Supply current from V_{CC}	2 Series 74 TTL loads		1	mA	
I_{DD}	Supply current from V_{DD}	$V_i(CE) = 12.6$ V		30	60	mA
I_{DD}	Supply current from V_{DD} , standby	$V_i(CE) = 0.6$ V (after 1 memory cycle) (See Note 2)		20		μA
$I_{DD(av)}$	Average supply current from V_{DD} during read or write cycle	Minimum cycle time	TMS 4060		32	mA
			TMS 4060-1		35	
			TMS 4060-2		38	
			TMS 4060-3		42	
			TMS 4060		32	
$I_{DD(av)}$	Average supply current from V_{DD} during read, modify write cycle	Minimum cycle time	TMS 4060-1		35	mA
			TMS 4060-2		38	
			TMS 4060-3		42	
			TMS 4060		32	
			TMS 4060-1		35	
I_{BB}	Supply current from V_{BB}	$V_{BB} = -5.5$ V, $V_{DD} = 12.6$ V, $V_{CC} = 5.25$ V, $V_{SS} = 0$ V		-5	-100	μA

[†]All typical values are at $T_A = 25^\circ\text{C}$.

NOTE 2: Chip enable must be cycled before I_{DD} standby measurement is made.

capacitance at $V_{DD} = 12$ V, $V_{SS} = 0$ V, $V_{BB} = -5$ V, $V_{CC} = 5$ V, $V_i(CE) = 0$ V, $V_i = 0$ V, $f = 1$ MHz[‡], $T_A = 0^\circ\text{C}$ to 70°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
$C_{i(ad)}$	Input capacitance address inputs		5	7	pF
$C_{i(CE)}$	Input capacitance clock input	$V_{H(CE)} = 10.8$ V	18	22	pF
		$V_{H(CE)} = 0$ V	23	27	
$C_{i(CS)}$	Input capacitance chip select input		4	6	pF
$C_{i(data)}$	Input capacitance data input		4	6	pF
$C_{i(R/W)}$	Input capacitance read/write input		5	7	pF
C_o	Output capacitance		5	7	pF

[†]All typical values are at $T_A = 25^\circ\text{C}$.

[‡]AC characteristics guaranteed only for cumulative chip enable duty cycle less than 65% over each 2 millisecond period.

TMS 4060 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

DRAMA

Read cycle timing requirements over recommended supply voltage range, $T_A = 0^\circ\text{C}$ to 70°C

PARAMETER	TMS 4060		TMS 4060-1		TMS 4060-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t_{rd} Read cycle time	470		430		400		ns
$t_{w(CEH)}$ Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
$t_{w(CEL)}$ Pulse width, chip enable low	130		130		130		ns
$t_{r(CE)}$ Chip-enable rise time		40		40		40	ns
$t_{f(CE)}$ Chip-enable fall time		40		40		40	ns
$t_{s(ad)}$ Address setup time	0†		0†		0†		ns
$t_{s(CS)}$ Chip-select setup time	0†		0†		0†		ns
$t_{s(rd)}$ Read setup time	0†		0†		0†		ns
$t_{h(ad)}$ Address hold time	150†		150†		150†		ns
$t_{h(CS)}$ Chip-select hold time	150†		150†		150†		ns
$t_{h(rd)}$ Read hold time	40‡		40‡		40‡		ns

† The arrow indicates the edge of the chip enable pulse used for reference: ↑ for the rising edge, ↓ for the falling edge.

Read cycle switching characteristics over recommended supply voltage range, $T_A = 0^\circ\text{C}$ to 70°C

PARAMETER	TMS 4060		TMS 4060-1		TMS 4060-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t_{ACE} Access time from chip enable†		280		230		180	ns
t_{Aad} Access time from address‡		300		250		200	ns
t_{PHZ} or t_{PLZ} Output disable time from high or low level‡	30		30		30		ns
t_{PZL} Output enable time to low level‡		250		200		150	ns

† Test conditions: $C_L = 50$ pF, $t_{r(CE)} = 20$ ns, Load = 1 Series 74 TTL gate.

‡ Test conditions: $C_L = 50$ pF, Load = 1 Series 74 TTL gate.

Write cycle timing requirements over recommended supply voltage range, $T_A = 0^\circ\text{C}$ to 70°C

PARAMETER	TMS 4060		TMS 4060-1		TMS 4060-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{c(wr)}$ Write cycle time	470		430		400		ns
$t_{w(CEH)}$ Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
$t_{w(CEL)}$ Pulse width, chip enable low	130		130		130		ns
$t_{w(wr)}$ Write pulse width	200		190		180		ns
$t_{r(CE)}$ Chip-enable rise time		40		40		40	ns
$t_{f(CE)}$ Chip-enable fall time		40		40		40	ns
$t_{s(ad)}$ Address setup time	0†		0†		0†		ns
$t_{s(CS)}$ Chip-select setup time	0†		0†		0†		ns
$t_{s(dw)}$ Data-to-write setup time*	0		0		0		ns
$t_{s(wr)}$ Write-pulse setup time	240‡		220‡		210‡		ns
$t_{h(ad)}$ Address hold time	150†		150†		150†		ns
$t_{h(CS)}$ Chip-select hold time	150†		150†		150†		ns
$t_{h(dw)}$ Data hold time	40‡		40‡		40‡		ns


† The arrow indicates the edge of the chip enable pulse used for reference: ↑ for the rising edge, ↓ for the falling edge.

* If R/W is low before CE goes high, then DI must be valid when CE goes high.

TMS 4060 JL, NL


4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

read cycle timing



NOTE: For the chip enable input, high and low timing points are 90% and 10% of $V_{IH}(CE)$. Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

write cycle timing



NOTE: For the chip enable input, high and low timing points are 90% and 10% of $V_{IH}(CE)$. Other input timing points are 0.6 V (low) and 2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high). During the time from the rise of CE to the fall of R/W, R/W is permitted to change from high to low only. AC characteristics guaranteed only for cumulative CE duty cycle less than 65% over each 2 μ s period.

TMS 4060 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

DRAMS

read-modify-write cycle timing requirements over recommended supply voltage range, $T_A = 0^\circ\text{C}$ to 70°C

PARAMETER	TMS 4060		TMS 4060-1		TMS 4060-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_c(\text{RMW})$ Read-modify-write cycle time*	710		640		580		ns
$t_w(\text{CEH})$ Pulse width, chip enable high*	540	4000	470	4000	410	4000	ns
$t_w(\text{CEL})$ Pulse width, chip enable low	130		130		130		ns
$t_{w(\text{wr})}$ Write pulse width	200		190		180		ns
$t_r(\text{CE})$ Chip-enable rise time		40		40		40	ns
$t_f(\text{CE})$ Chip-enable fall time		40		40		40	ns
$t_{s(\text{ad})}$ Address setup time	0†		0†		0†		ns
$t_{s(\text{CS})}$ Chip-select setup time	0†		0†		0†		ns
$t_{s(\text{da-wr})}$ Data-to-write setup time	0		0		0		ns
$t_{s(\text{rd})}$ Read pulse setup time	0†		0†		0†		ns
$t_{s(\text{wr})}$ Write pulse setup time	240L		220L		210L		ns
$t_{h(\text{ad})}$ Address hold time	150†		150†		150†		ns
$t_{h(\text{CS})}$ Chip-select hold time	150†		150†		150†		ns
$t_{h(\text{rd})}$ Read hold time	280†		230†		180†		ns
$t_{h(\text{da})}$ Data hold time	40L		40L		40L		ns


*The arrow indicates the edge of the chip-enable pulse used for reference: † for the rising edge, ‡ for the falling edge.
†Test conditions: $t_{h(\text{rd})} = 20$ ns.

read-modify-write cycle switching characteristics over recommended supply voltage range, $T_A = 0^\circ\text{C}$ to 70°C

PARAMETER	TMS 4060		TMS 4060-1		TMS 4060-2		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_r(\text{CE})$ Access time from chip enable†		280		230		180	ns
$t_r(\text{ad})$ Access time from address‡		300		250		200	ns
t_{PLH} Propagation delay time, low to high level output from write pulse‡	30		30		30		ns
t_{PHZ} Output disable time from high level‡	30		30		30		ns
t_{PZL} Output enable time to low level‡		250		200		150	ns

†Test conditions: $C_L = 50$ pF, $t_r(\text{CE}) = 20$ ns, Load = 1 Series 74 TTL gate.
‡Test conditions: $C_L = 50$ pF, Load = 1 Series 74 TTL gate.

read-modify-write cycle timing



NOTE: For the chip enable input, high and low timing points are 90% and 10% of $V_{IH}(\text{CE})$. Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high). AC characteristics guaranteed only for cumulative CE duty cycle less than 65% over each 2 ns period.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


TMS 4060 JL, NL

4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

timing diagram conventions

TIMING DIAGRAM SYMBOL	MEANING	
	INPUT FORCING FUNCTIONS	OUTPUT RESPONSE FUNCTIONS
	Must be steady high or low	Will be steady high or low
	High-to-low changes permitted	Will be changing from high to low sometime during designated interval
	Low-to-high changes permitted	Will be changing from low to high sometime during designated interval
	Don't care	State unknown or changing
	(Does not apply)	Center line is high-impedance off-state

TYPICAL WAVEFORMS




TMS 4060 JL, NL


4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

DRAWING


ACCESS TIMES vs TEMPERATURE




ACCESS TIMES vs LOAD CAPACITANCE



REFRESH TIME vs TEMPERATURE



AVERAGE CURRENT vs TEMPERATURE



PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME WITHOUT NOTICE TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222