

SYM REFERENCE MANUAL

# SYM REFERENCE MANUAL

Copyright © by Synertek Systems Corporation

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of Synertek Systems Corporation.

SSC Pub MAN-A-260006-B

First Printing: May, 1978

Second Printing: August, 1978



**Synertek Systems Corporation** 

P.O. BOX 652 SANTA CLARA, CALIFORNIA 95052 TEL. (408) 988-5600 TWX: 910-338-0135

# SYM-1 REFERENCE MANUAL

# TABLE OF CONTENTS

		·	PAGE
Chapter	1	Introduction to the SYM Computer	1-1
Chapter	2	How to Use the SYM Reference Manual	2-1
Chapter	3	Preparing to Use Your SYM Computer	3-1
	3.1	Parts Check	3-1
	3.2	Caution on MOS Parts	3- Î
	3.3	Visual Check	3-1
	3.4	Recommended Power Supplies	3-3
	3.5	Power Supply Connection	3-3
	3.6	Power-On Check	3-3
	3.7		3-3
	3.8	Keyboard Exercise	3-6
	3.9	Save and Load Exercise	3-9
	3.10	Attaching a TTY	3-10
	3.11	Terminal Exercise	3-11
	3.12	Attaching a CRT	3-12
	3.13	CRT Exercise	3-11
	2.17	CRI Exercise	J=11
Chapter	4	SYM-I System Overview	4-1
	4.1	Hardware Description	4-1
	4.1.1	6502 CPU Description	4-1
	4.1.1.1	•	4-1
	4.1.1.2	Summary	4-3
	4.1.2	6522 Description	4-3
	4.1.2.1	Processor Interface	4_4
	4.1.2.2	Peripheral Interface	4_4
	4.1.3	6532 Description	4-5
	4.1.4	Functional Schematics	4-5
	4.2	Memory Allocation	4-17
	4.2.1	Standard Memory Allocation	4-17
	4.2.2	Address Decoding Jumper Options	4-26
	4.2.3	Off-Board Expandability	4-26
	4.2.4	I/O Buffers	4-26
	4.3	Software Description	4-32
	4.3.1	Monitor Description - General	4-32
	4.3.2	Software Interfacing	4-33
	4.3.3	6502 Microprocessor Assembly Language Syntax .	4-33
	4.3.4	SY6502 Instruction Set	4-34
			-
Chapter	5	Operating the SYM	5-1
•	5.1	Keyboard Layout	5-1
	5.2	SYM Command Syntax	5-1
	5.3	SYM Monitor Commands	5-8
	5.3.1	M (Display and/or Modify Memory)	5-8
	5.3.2	R (Display and/or Modify User Registers)	5-11
	5.3.3	G (Go)	5-12
	5.3.4	V (Verify)	5-13

# TABLE OF CONTENTS (CONTINUED)

					PAGE
	5.3.5	D (Deposit)			5-14
	5.3.6	C (Calculate)			5-15
	5.3.7	B (Block Move in Memory)			<i>5</i> -16
	5.3.8	J (Jump)		•	5-17
	5.3.9	SD (Store Double Byte)			5-17
	5.3.10	F (Fill)			5-18
	5,3,11	W (Write Protect)			5-19
	5.3.12	E (Execute)			5-20
	5.4	Cassette and Paper Tape Commands			5-21
	5.4.1	S1,52 (Save Cassette Tape)			5-21
	5.4.2	L2 (Load High-Speed Format Record from T	ape)		5-22
	5.4.3	LI (Load KIM* Format Record from Tape)	•		5-23
	5.4.4	SP (Save Paper Tape)			5-23
	5.4.5	LP (Load Paper Tape)			5-24
	5.5	User-Defined Functions			5-24
	5.6	User-Defined Functions			5-24
			•	•	
Chapter	6	Programming the SYM-I	٠	•	6-1
	1.6	Handman			. 1
	6.2	Hardware	•	•	6-1
	6.2.1	Double-Precision Addition	•	•	6-1
		Defining Program Flow	•	•	6-1
	6.2.2	Coding and "Hand Assembly"	•	•	6-4
	6.2.3	Entering and Executing the Program	•	•	6-4
	6.2.4	Debugging Methods	•	•	6-7
	6.3	Conditional Testing			6-8
	6.4	Multiplication	•	•	6-11
Chapter	7	Oscilloscope Output Feature	•	•	7-1
	7.1	Introduction			7-1
	7.2	Operation of Oscilloscope Output	•	•	7-1 7-1
	7.2.1	Connection Procedures	•	•	7-1 7-1
	7.2.2	Circuit Operation	٠	•	
	7.3	Circuit Operation	•	•	7-1
	7.3	Using Our Sample Software	. •	•	7-2
Chapter	8	System Expansion			8-1
	8.1	Memory Expansion	•		8-1
	8.2	Peripheral Expansion	•		8-4
Chapter	9	Advanced Monitor and Programming Techniq	ues		9-1
	0.1	Market Bl			
	9.1	Monitor Flow	•	•	9-1
	9.2	Monitor Calls	•	•	9-1
	9.3	Monitor Calls, Entries and Tables	•	•	1-9
	9.4	Vectors and Interrupts	•	•	9-1
	9.5	Debug ON and Trace	•	•	9-10
	9.6	User Trace Routines	•	•	9-12
	9.7	Mixed I/O Configuration	•	•	9-14
	9.8	User Monitor Extensions		•	9-16
	9.8.1	Monitor Extension Example	•	•	9-16
	9.8.2	SUPERMON as Extension to User Routines			9-16
	9.9	Use of SAVER and REStore Routines			9-17

# TABLE OF CONTENTS (CONTINUED)

		PAGE
Appendices		
A	Immediate Action	A-1
В	Parts List, Component Layout, and Outline Drawing	B-I
С	Audio Tape Formats	C-I
D	Paper Tape Formats	D-1
Е	SYM Compatability With KIM*	E-1
F	Creating and Using a Sync Tape	F-1
G	Monitor Addenda	G-1
н	Supplementary Information	H-1
I	SY6502 Data Sheet	I-1
J	SY6522 Data Sheet	J-1
K	SY6532 Data Sheet	K-I
L	SY2114 Data Sheet	L-1
COMPLETE SUP	ERMON MONITOR LISTING	Follows Appendices

<sup>\*</sup> KIM is a product of MOS Technology, Inc.

#### CHAPTER I

# INTRODUCTION TO THE SYM COMPUTER

Whether you're a teacher or a student of computer science, a systems engineer or a hobbyist, you now own one of the most versatile and sophisticated single-board computers available today. The Synertek Systems SYM-1 is an ideal introduction to the expanding world of microprocessor technology as well as a powerful development tool for design of microcomputer-based systems. Fully assembled and thoroughly tested, the SYM-1 comes equipped with a 28-key dual-function keyboard for input and a 6-digit light emitting diode (LED) display for output. All that's needed to make your computer operational is a single 5-volt power supply.

Based on the popular and reliable 6502 Central Processing Unit (CPU), the SYM-I is designed to permit flexible solutions to a wide range of application problems. A system monitor (SUPERMON) is stored in 4K bytes of Read Only Memory (ROM) furnished with the SYM-I so you're free to concentrate on the application itself. But should you require customized system software, sockets are provided on the board for three additional ROM or Erasable PROM (EPROM) packages that can expand total ROM to 24K bytes. And by changing connections on the jumpers that have been designed for this purpose, the SYM-I can be set up to respond to your own system software as soon as the power is turned on.

For working with data and programs, SYM-I comes equipped with IK of Random Access Memory (RAM), and sockets are available on the board for plug-in expansion up to 4K. Should additional memory be required for your application, an expansion port is provided which will allow additional ROM, PROM, RAM or I/O to be attached to the system up to the 65,536 maximum addressable limit for an 8-bit microprocessor.

While the keyboard and LED display included on the SYM-1 board will be sufficient for most users, other users may require the additional storage capability of audio cassette tape or the hard copy output of an RS-232 or a teletype terminal. Not only the serial interface, but also the hardware and software necessary for control of these devices is included on the SYM-1. Adding them to your system is simply a matter of properly wiring the appropriate connectors. Similarly, SYM-1 allows an oscilloscope to be added to the system to provide a unique 32-character display under software control. (Or, with the addition of the SYM-2 KB/TV interface and a common and inexpensive Radio Frequency (RF) adapter, you can turn your television set into a video display terminal.)

And that's not all. A total of 51 active Input-Output (I/O) lines (expandable to 71 with the addition of a plug-in component) permit an almost endless variety of other peripheral devices to interface to the SYM-1, from floppy disk drives to full-ASCII keyboards and other computer systems.

Other key hardware and software features of SYM-1 include jumper-selectable and program-controlled write protection for selected areas of memory, four internal timers (expandable to six), four on-board buffers for direct control of high voltage or high current interfaces, and a debug facility that may be controlled either by a manual switch or by software. We could go on, but rather than merely list what the SYM-1 is capable of doing, let's move on to the rest of the manual and learn how to put it to work.

#### CHAPTER 2

## HOW TO USE THE SYM REFERENCE MANUAL

This manual is designed both to help you get your SYM-I running and to teach you to use it as fully as possible. Reading over the following chapter descriptions will give you an idea of how to proceed and where to look for help when you run into a problem. Although to get the most out of this manual you should read it thoroughly before attempting to operate your SYM-I, only Chapter 3 is essential before applying power and attempting simple operations.

You should read Chapter 3 before you even unpack your SYM-1. Following the handling instructions in that chapter will help insure that you do not inadvertently damage the microcomputer components. Chapter 3 also contains instructions for connecting the power supply, and a simple keyboard exercise to acquaint you with the SYM-1 and verify that the system is working properly. In addition, directions are provided for attaching an audio cassette recorder, teletype or any RS-232 compatible terminal to the system.

Chapter 4 provides you an overview of the hardware and software features of the SYM-1. The major Integrated Circuit (IC) devices are described, and the configuration of the various edge connectors is explained. Memory assignment is also discussed, as are the various hardware jumper options on SYM-1. A complete list of machine language and assembly language commands for the 6502 CPU is included in this chapter.

Chapter 5 provides complete operating instructions for the SYM-1. The color-coded keyboard layout is explained, the keys and their functions are defined, and you're shown how to form SYM monitor commands. Instructions for operating an audio cassette recorder, teletype terminal with paper tape unit, and RS-232 terminal are included with the appropriate monitor command descriptions. In addition, the features of the SYM-1 monitor are explained in detail.

Chapter 6 is where you'll learn to program the SYM-1 to handle your applications. We'll describe the program flow and assembly code for a small sample program and explain how to prepare it for entry to the SYM-1. Then we'll discuss how to execute it and how to find problems in it if it doesn't work the way you expected it to work. After you've completed this example program, you'll have a chance to try your hand at two more programs of increasing complexity.

Chapter 7 describes how to use an oscilloscope with your SYM-1 module to obtain a unique, 32-character display similar to that of a CRT. The hardware is present on your SYM-1 to allow this usage, and the software has been designed to allow you to write your own program to send characters to the oscilloscope. A sample program implementing this feature is discussed in the chapter.

Chapter 8 explains how to expand your SYM-I system to include additional memory or peripheral devices. I/O techniques are also discussed, including how to configure an auxiliary expansion port.

Chapter 9 consists of a system flow chart and a discussion of advanced monitor and programming techniques which will add flexibility and expandability to your SYM system. One of the unique things about the SYM-1 is its seemingly endless flexibility in software.

For example, you can create a sub-set of new monitor commands or an entirely new monitor by taking advantage of the way the system handles unrecognized commands. You can also make use of nearly all of the monitor as subroutines in your own programs, thus saving both programming time and memory space.

In addition to the chapters described above, several appendices located at the back of the manual include important service and other reference information. Appendix A explains what to do if your SYM-I does not operate properly, becomes defective or requires service. Appendix B contains a complete parts list and a component layout diagram. Audio cassette tape formats are described in Appendix C, and the format for data stored on punched paper tape is outlined in Appendix D.

You will find that your SYM-1 will interface many devices designed to accompany the KIM computer. This compatability with KIM-related products is described in Appendix E. Appendix F explains how to create and use a sync tape for audio cassette operation. Appendices G and H contain Monitor Addenda and supplementary information relating to use of the SYM-1. Finally, Appendices I, J, K and L provide reference information on the SY6502, SY6522, SY6532 and SY2114 RAM IC devices.

The last item in the manual, which is not an appendix but an addendum, is a complete listing of the SYM-1 SUPERMON monitor program. Nothing is held back; you have the complete listing to allow you to use it any way you wish. Once you understand how the monitor works and the essentials of 6502 assembly language programming, this listing becomes an invaluable tool for implementing your own applications.

#### CHAPTER 3

# PREPARING TO USE YOUR SYM COMPUTER

This chapter will take you, step-by-step, through the process of unpacking the SYM-I and making it operational. After applying power and checking to see that the keyboard and display function properly, you will learn how to attach an audio cassette recorder, TTY, or CRT to the system.

#### 3.1 PARTS CHECK

In addition to this manual, several other items are included with your microcomputer. Packed along with the SYM-1 microcomputer itself you should find a programming card containing a summary of 6502 instruction codes and SYM commands, a programming manual, a warranty card, which you should fill out and mail to Synertek Systems as soon as possible, an optional user club card and two edge connectors, one long and one short. Also included is a red plastic strip which serves as a faceplate over the lighted display. The terms of the warranty are explained on the warranty card. Also included with the computer is a packet of small rubber feet on which to mount your SYM-1 for table-top operation.


#### 3.2 CAUTION ON MOS PARTS

The integrated circuits on your SYM-1 are implemented with Metal Oxide Silicon (MOS) technology and may be damaged or destroyed if accidentally exposed to high voltage levels. By observing a few simple precautions you can avoid a costly and disappointing mishap.

Static electricity is perhaps the least obvious, and thus most dangerous, source of voltage potential that can damage computer components. The SYM-1 is wrapped in special conductive material to protect it in shipping, and you should be careful to discharge any possible build-up of static electricity on your body before unpacking or handling the circuit board. Walking on a carpeted floor is especially liable to produce static electricity. Always touch a ground connection such as a metal window frame or an appliance with a three-pronged plug before handling your SYM-1, and avoid touching the pin connections on the back of the circuit board. Ungrounded or poorly grounded test equipment and soldering irons are other sources of potentially dangerous voltage levels. Make sure that all test equipment and soldering irons are properly grounded.

# 3.3 VISUAL CHECK

While observing the precautions described in section 3.2, take the SYM-I from its box and remove the protective packing. Next, apply the small rubber mounting feet and place the SYM-I on a flat surface with the keyboard facing you. Using Figure 3-I you can identify the major system components and begin to familiarize yourself with the layout of the SYM-I board. Chapter 4 describes the system in more detail, with appropriate schematics, but for now we're just concerned with powering-up and beginning operation.



3-1. FUNCTIONAL BLOCK DIAGRAM

# 3.4 RECOMMENDED POWER SUPPLIES

The SYM-1 microcomputer requires only the addition of a power supply to become fully operational. Any unit that supplies +5 Volts DC @ 1.5 amps and has adequate overload protection is acceptable. Synertek Systems does not recommend any particular make or model. Rather than buy an assembled power supply, you may want to build your own from one of the many kits available from hobby stores and mail order houses.

# 3.5 POWER SUPPLY CONNECTION

Now that you've obtained a 5-volt power supply, you're almost ready to power-up the SYM-1. Find the power supply edge connector (the smaller of the two edge connectors packed along with the microcomputer), and wire it as shown in Figure 3-2. Next, slide the connector onto the power connector pins located in the middle of the top edge of the board. Check to make sure that the wiring is correct and that the connector is properly oriented before attaching it to the board.

# 3.6 POWER-ON CHECK

Turn on the power supply. The red light to the left of the power connection should glow to indicate that power is reaching the board. The LED display above the keyboard should be completely blank, and a tone should be heard. Press the Carriage Return (CR) key. You should again hear the audible tone that is emitted when power is turned on or a key depression is sensed, and the display should show "SY1.0 . .". Carriage Return (CR) is the key that "logs you on" to the computer when first powering up or after pressing Reset (RST). If your computer isn't responding properly, turn off the power supply. Remove the power connector from the board and make sure that all wires are connected to the proper locations and are securely attached, then repeat the power-up procedure.

If after you recheck and repeat the power-up procedure, your SYM-1 does not respond as described above, refer to Appendix A for information on returning the unit for service.

# 3.7 KEYBOARD EXERCISE

Now that your SYM-I is operational, let's try a small program to verify that the system is functioning properly. The program will add together two 8-bit binary numbers and store the result. As you enter the program, addresses and data will appear on the LED display as hexadecimal digits. Addresses are 16 bits long and thus will be represented by four hexadecimal digits, while data bytes are 8 bits long and will appear as two hex digits. Before entering the program, you may want to review the following listing of assembler code for the test program. The process of converting assembler code to machine language will be explained in Chapter 6.

		MONITR = VALUE1 = VALUE2 = RESULT =	\$8000 \$0200 \$0200 \$0200	) 1 2
0203	18	* = START	\$020. CLC	3
0204	D8		CLD	
0205	AD 00 02		LDA	VALUEI
0208	6D 01 02		ADC	VALUE2
020B	8D 02 02		STA	RESULT
020E	4C 00 80		JMP	MONITR
. –			END	




Figure 3-2. POWER SUPPLY CONNECTIONS

Now enter the program by following the steps listed below. Asterisks indicate the displayed data contained in the identified locations. Simulated key tops stand for function keys (e.g., (CR) for carriage return) The period displayed at the end of each entry sequence is SUPERMON's standard prompt character. As each data byte is entered, the address will automatically increment.

YOU KEY IN	DISPLAY SHOWS	EXPLANATION
(RESET)		
(CR)	SY1.0	Keyboard log-on
(MEM) 200 (CR)	0200.**.	Display contents of location 0200.
CI	0201.**.	Store C1 (Hex) in 0200, display next location.
05	0202.**.	Store 05 (Hex) in 0201, display contents of 0202.
00	0203.**.	Store 00 (Hex) in 0202, display 0203
Enter Program:		
18	0204.**.	Store 18 (Hex) in 0203, display 0204
D8	0205.**.	Store D8 (Hex) in 0204, display 0205
AD	0206.**.	•
00	0207.**.	•
02	0208.**.	•
6D	0209.**.	•
<b>0</b> 1	02 <b>0</b> A.**.	
02	020B.**.	
8D	020C.**.	
02	020D.**.	•
02	020E.**.	
4C	020F.**.	
00	0210.**.	
80	0211.**.	
(CR)	211.**	
Check to see that	program is entered co	
(MEM) 200 (CR)	0200.C1.	VALUEI
(→)	0201.05.	VALUE2
(→)	0202.00.	RESULT
(→)	0203.18.	Clear carry flag
(→)	0204.D8.	Set status register for binary add
(→)	0205.AD.	Load VALUE1 into accumulator
(→)	0206.00.	Address of VALUEI, low order byte
(→)	0207.02.	Address of VALUEI, high order byte
(→)	0208.6D.	Add VALUE2 to accumulator
(→)	0209.01.	Address of VALUE2, low order byte
(→)	020A.02.	Address of VALUE2, high order byte
(→)	020B.8D.	Store accumulator
(→)	020C.02.	Address of RESULT, low order byte
(→)	020D.02.	Address of RESULT, high order byte
(→)	020E.4C.	JUMP to monitor
(→)	020F.00.	Address of monitor, low order byte
(→)	0210.80.	Address of monitor, high order byte
(CR)	210.80	Exit from memory display and modify
		mode

Your program is now entered and ready to execute. The two numbers you will add together, C1 (Hex) and 05 (Hex), are stored in locations 0200 and 0201 respectively. The result will be stored in location 0202. The two digit hex codes you entered in

succeeding memory locations are the addresses, operands, and 6502 instruction codes necessary to add together two 8-bit binary numbers and return to the monitor program. To execute the program and display the result, perform the following steps:

YOU KEY IN	DISPLAY SHOWS	<u>EXPLANATION</u>
(GO) 203 (CR)	g 203 .	Execute program starting at location 0203
(MEM) 202 (CR)	0202.C6	Check result stored in location 0202
(CR)	202.C6	Exit from memory display and modify mode

Although this is a simple problem, it demonstrates the basic procedures for entering and executing a program on the SYM-I as well as verifying that the system is operating properly.

# 3.8 ATTACHING AN AUDIO CASSETTE RECORDER


The program you entered in section 3.7 will remain stored in RAM memory only as long as the power remains on. As soon as the power is turned off, RAM data is lost, so to reuse the program you would have to enter it again from the keyboard. In order to provide you with a way to permanently store data and programs, SYM-1 is equipped with the hardware and software logic necessary to "talk to" an audio cassette recorder.

Since SYM-I audio cassette operation involves high data transfer rates (185 bytes per second for HIGH-SPEED format), you should use a good quality recorder to ensure reliable performance. The unit should be equipped with an earphone jack for output, a microphone for input, a remote jack for remote control of the motor (optional), and standard controls for Play, Record, Rewind, and Stop. An additional feature that is useful but not essential is a tape counter. By keeping a record of counter values you can locate any program of data block manually without having to search the tape under program control at Play speed.

SYM-1 is designed to allow the cassette unit to be attached to either the Applications (A) or the Terminal (T) connector (requires a DB25 connector; see section 3.12). Refer to Figure 3-1 for the board location of these two connectors. Figure 4-3 shows how the Applications (A) edge connector should be wired for the cassette unit. The Terminal (T) connector should be wired as shown in Figure 4-3 if the unit is to be attached to the T connector. Keep the leads as short as possible and avoid running them near sources of electrical interference such as AC power cords. Always use the ground connection at the connector and do not ground directly to the power supply.

The remote control circuitry on the SYM-1 card allows a variety of cassette recorders to be used under software control. However, before you connect your remote control you must determine which type of connection is necessary for your particular recorder. Figure 3-3 illustrates the SYM-1 circuitry and eight different ways to hook it up. The following procedure can be used to determine which connection is necessary for your recorder:

- Insert the remote control cable into your recorder. Install a tape in the unit.
- 2. Press play. The tape should not move. If it does, check the cable.
- Measure the voltage at the center tip of the open end of the cable. (See Figure 3-4. Use ground reference from the EAR plug.) Record this as



# AUDIO CASSETTE RECORDER JACKS REMOTE CONTROL CONNECTIONS




Figure 3-3. REMOTE CONTROL TYPES AND CONNECTIONS

Table 3-1. AUDIO CASSETTE REMOTE CONTROL TYPE DETERMINATION

		READING A	(center tip vo	ltage)
		-6v to -8v	GND	+6v to +8v
READING B (shield voltage)	-6v to -8v		READING C GND Type VIII -8v Type V	
	GND	READING C GND Type VII -8v Type VI		READING C GND Type I +8v Type IV
	+6v to +8v		READING C GND Type II +8v Type III	

Reading C (shorted)




Figure 3-4. REMOTE CONTROL PLUG UNIT

Reading A. Typically this will be either +6 to +8 volts, -6 to -8 volts, or ground.

4. Measure voltage at the shield of the open end of the cable. Record this as Reading B. The same typical values stated in step 3 will apply. Readings A and B should not be the same.

5. Using a wire jumper, short the shield and center tip together. Your tape should now move. Measure the voltage at the center tip (do not remove the short). Record this as Reading C.

6. If your tape moves in step 2 or your tape does not move in step 5, check your cable for opens or shorts.

 Use Table 3-1 to determine which type of connections to make for your recorder.

8. After you have found the proper category for your recorder, Figure 3-3 illustrates which connections to make.

# 3.9 SAVE AND LOAD EXERCISE

To check cassette unit operation, we'll "Save" on tape the program presented in Section 3.7, then load the program back into RAM. But before beginning tape operations, we must set the volume and tone controls on the recorder to the correct position. This is accomplished by creating and using a "sync" tape as described in Appendix F. Follow those procedures now, keeping in mind that we will save the program, and thus will also load it back into RAM, in HIGH-SPEED format.

After adjusting you recorder, enter the program from the keyboard as you did before. Insert a tape into the recorder. If your unit is equipped with remote control, place it in Record mode. Since the motor for the cassette is under software control, the tape will not advance. If your unit does not have remote control, do not place the unit in Record mode until just before pressing (CR) while entering the save command shown below including the carriage return, before placing the unit in Play Mode.

	DISPLAY SHOWS	
(SAV 2) 3 (-) 200 (-) 210 (CR)		Save locations 0200 to 0210 in a record with 1D=03, in HIGH-SPEED
		record with in-ob, in high-preen
		format.

When recording starts the display will go blank. When recording is completed the display will re-light. All this should take approximately eight seconds. If your unit does not have remote control, stop the tape manually after the display re-lights.

Now rewind the tape to the starting point. If your unit has remote control, you will have to pull out the Remote jack from the recorder or keep your finger on the RST key.

To destroy the program stored in RAM, turn off system power, then turn it on again.

Log back onto the computer by pressing (CR), then place the cassette unit in Play mode if it is equipped with remote control. If you are operating the controls manually, you should first enter the load command shown below.

YOU KEY IN	DISPLAY SHOWS	EXPLANATIO	<u>N</u>		
(LD 2) 3 (CR)	L3	HIGH-SPEED into memory.	tape	record	with

This command directs the SYM-1 to search for the tape record with ID=03. While the SYM-1 is searching, an "5" will be displayed. When reading begins, the AUDIO indicator LED will glow and the display should go blank. When the specified record has been loaded into memory the display will re-light.

If you are operating the controls manually, turn the recorder OFF. Under remote control, the motor will stop automatically.

Now follow the instructions in Section 3.7 for executing the program. The result of the addition, C6 (Hex), should appear on the display. If the "S" did not disappear when reading in the program, or if the cassette otherwise did not respond as described above, check all wiring connections, verify the settings of the volume and tone controls and repeat the recording and playback procedures, making sure that each step is performed correctly. If after rechecking connections and repeating the procedure you are still unsuccessful, refer to Appendix A.

# 3.10 ATTACHING A TTY

To enable you to add a hard copy output device to your system, SYM-I interfaces to a TTY terminal. Since the Teletype Model 33ASR is widely used and easily obtained, it will be used in the procedures and diagrams in this section. To interface other terminals, use the information given in this section as a general guide and consult the terminal instruction manual for different wiring and connection options.

Your TTY should be set for 20 mA current-loop operation. If it is not, follow the manufacturer's instructions for establishing this configuration. In addition, check to make sure that your TTY is set up to operate in full-duplex mode. You need not concern yourself with the TTY data transmission rate. SYM-1 assumes 110 bits-persecond (baud) for TTY terminals.


Just like an audio cassette recorder, a TTY may be attached to either the Applications (A) connector or using a DB25 (see section 3.12), to the Terminal (T) connector connection (See Figure 3-1). Figure 3-5A shows how the edge connector should be wired if the TTY will be attached to the "A" connector. Figure 3-5B shows the proper connections if it will be attached to the "T" connector. Wire the edge connector as appropriate for your application, then slide it into position. To "log on" to the terminal enter the following command at the on-board keyboard (not on the TTY keyboard).

YOU KEY IN	DISPLAY SHOWS	<u>EXPLANATION</u>	
(RESET) (CR) (SHIFT) (JUMP) I (CR)	SY1.0 blank	Log-on to keyboard Log-on to TTY	

The TTY should respond with a carriage return and the TTY prompt character, a period. If it does not, turn off the power and re-check your connections, then power-up again.

#### 3.11 TERMINAL EXERCISE

After the TTY prints the prompting character (".") as shown on the first line of the chart below, perform the rest of the steps listed to become acquainted with TTY operation. You will be entering a portion of the program presented in Section 3.7.






Figure 3-5. TTY I/O CONNECTIONS

YOU KEY IN	TTY PRINTS	EXPLANATION
M 200 (RETURN)	.M 200 0200,**,	Prompt Display contents of location 0200
Cl	0200,**,C1 0201,**,	Store C1 (Hex) in 0200, display 0201
05	0201,**,05	Store 05 (Hex) in 0201, display 0202
(RETURN)	0202,**, •	Return to monitor

# 3.12 ATTACHING A CRT

SYM-1 is equipped with an RS-232 interface to facilitate the use of such RS-232 devices as a full-ASCII keyboard and CRT display. Figure 3-6 shows how the proper DB25 connector, which may be easily obtained from an electronics supply house or computer hobby store, should be wired. The location of the interface on the SYM-1 board is show in Figure 3-1. Some older units may need to be wired differently. Refer to the section on jumper options in Chapter 4.

# 3.13 CRT EXERCISE

Operating a CRT terminal is very similar to operating a TTY. Names of keys and their functions may vary slightly depending on the device, so you should consult your CRT operating manual to find which keys correspond to the TTY keys used in the exercise in section 3.11. SYM-1 automatically adjusts to data transmission rates of 110, 300, 600, 1200, 2400, or 4800 baud for CRT operation. To set the baud rate, enter a "Q" on the CRT keyboard after powering-up (do not press any on-board keys). The CRT should respond with a ".", the terminal prompt character. Now repeat the exercise in Section 3.11 using the CRT keyboard.

In this chapter you have made your SYM-1 operational and learned how to attach several peripheral devices to the system. Let's move on to Chapter 4 and examine in detail the various features of SYM-1 hardware and software.

# CRT I/O CONNECTIONS




Figure 3-6. CRT I/O CONNECTIONS

#### CHAPTER 4

# SYM-1 SYSTEM OVERVIEW

This chapter will describe your SYM-1 microcomputer system's hardware and software in sufficient detail to allow you to understand its theory of operation. Each Integrated Circuit (IC) component on the SYM-1 board is discussed and related to a functional block diagram. Each functional module is then discussed schematically and the I/O connectors are described. The system memory is then covered and the software is discussed briefly. Detailed data on the software itself is found in Chapter 5 of this manual.

# 4.1 HARDWARE DESCRIPTION

The SYM-1 microcomputer consists primarily of a 6502 CPU, one or more 6522 Versatile Interface Adapters (VIA), a 6532 Memory and I/O Controller and two types of memory involving any combination of several different components. Because of the flexibility of the memory structure, it is discussed in a separate section (4.2, below).


In any microcomputer system, all the components work together functionally as well as being physically interconnected. These connections are illustrated in Figure 4-1, a block diagram of the SYM-1 microcomputer system.

# 4.1.1 6502 CPU Description

The Central Processing Unit (CPU) of the SYM-1 microcomputer system is the 6502 microprocessor which is designed around a basic two-bus architecture--one full 16-bit address bus and an eight-bit data bus. Two types of interrupts are also available on the processor. Packaged in a 40-pin dual-in-line package, the 6502 offers a built-in oscillator and clock drivers. Additionally, the 6502 provides a synchronization signal which indicates when the processor is fetching an instruction (operation code) from program memory.

During the following discussion of the 6502, you should refer to the Data Sheets in this manual, which describe the pin connections for all three of the major types of devices present on the SYM-1 microprocessor system.

4.1.1.1 <u>Bus Structure</u>. The 6502 CPU is organized around two main busses, each of which consists of a separate set of parallel paths which can be used to transfer binary information between the components and devices in the SYM-1 system. The address bus transfers the address generated by the processor to the address inputs of the peripheral interface and memory devices (i.e., the 6522 and 6532 components). Note that in the Data Sheet for the 6502, the address lines originate at pins 9-20 and 22-25 of the 6502 CPU. These address lines go to pins 2-17 on the 6522 and/or to pins 2, 5-8, 10-15 and 34-40 on the 6532. Since the processor is almost always the only source of address generation in a system, an address bus is generally referred to as "unidirectional." That is the case with the SYM-1 microcomputer system. Since the address bus consists of 16 lines, the processor may read and write to a total of 65,536 bytes of storage (i.e., program memory words, RAM words, stack, I/O devices and other information), a condition which is normally referred to as a "64K memory capacity."



4-1. FUNCTIONAL BLOCK DIAGRAM

The other bus in the 6502 processor is called the data bus. It is an eight-bit bidirectional data path between the processor and the memory and interface devices. When data is moved from the processor to a memory location, the system performs a write; when the data is traveling from memory to the CPU, a read is being performed. Pins 26-33 on the 6502, 6522 and 6532 devices are all data lines connected to the data bus. The direction of the transfer of data between these pin connectors is determined by the output of the Read/Write (R/W, Pin 34) of the 6502. This line enables a write memory when it is "low" (when its voltage is below 0.4 VDC). Write is disabled and all data transfers will take place from memory to the CPU if the level is high (greater than 2.4 VDC).

One of the important aspects of the 6502 CPU is that it has two interrupt input lines available, Interrupt Request (labeled  $\overline{IRQ}$  in the Data Sheet) and a Non-Maskable Interrupt (labelled  $\overline{NMI}$ ).

Interrupt handling is one of the key aspects of microprocessor system design. Although the idea of interrupt handling is fairly simple, a complicating factor is the necessity for the processor to be able to handle multiple interrupts in order of priority (usually determined by the programmer) and not "losing track" of any of them in the process. These are concepts which you as a programmer-user of the SYM-1 will be concerned with only in advanced applications. The handling of user-generated interrupts is discussed elsewhere in this manual. If you do have occasion to alter pre-determined interrupt handling, it will be helpful for you to understand how the process works for the two types of interrupts in the 6502.

There are two main differences between the  $\overline{IRQ}$  and  $\overline{NMI}$  signals and their handling. First,  $\overline{IRQ}$  will interrupt the CPU only if a specific flag-the Interrupt Disable Flag (I)-in the system's Processor Status Register is cleared, i.e., zero. If this flag is "set"-i.e., one-the  $\overline{IRQ}$  is disabled until the flag is cleared. But an  $\overline{NMI}$  request (as its name implies) always causes an interrupt, regardless of the status of the I-flag. The other main difference between the two types of interrupts is that the  $\overline{IRQ}$  interrupt is "level sensitive." Any time the signal is less than 0.4 VDC and the Interrupt Disable flag is cleared, an interrupt will take place. In the case of  $\overline{NMI}$ , the interrupt is said to be "edge-sensitive" because it is dependent on a sequence of timing events. This interrupt will occur only if the signal goes "high" (i.e., exceeds 2.4 VDC) and then goes back to ground (less than 0.4 VDC). The interrupt occurs on the negative-going transition past 0.4 V.

The Data Sheet contains a summary of the 40 pins on the 6502 CPU and their function. Note that three of the pins--5, 35 and 36--are not connected on the 6502.

**4.1.1.2** Summary. The 6502 CPU is a versatile processor. It was selected for your SYM-1 microprocessor system because of its overall functional characteristics, which facilitate its use in a wide variety of applications. Its role in the SYM-1 system will become clearer when we discuss programming and software in Section 4.3 and in Chapters 5 and 6.

# 4.1.2 6522 Description

The SY6522 Versatile Interface Adapter (VIA) is a highly flexible component used on the SYM-1 module to handle peripheral interfaces. Two of these devices are standard components on your SYM-1; a third may be added merely by plugging it into the socket (U28) provided. Control of the peripheral devices is handled primarily through the two eight-bit bi-directional ports. Each line of these ports can be programmed to act as

either an input or an output. Also, several of the peripheral I/O lines can be controlled directly from the two very powerful interval timers integrated into the chip. This results in the capability to 1) generate programmable frequencies, 2) count externally generated pulses, and 3) to time and monitor real time events.

A description of the pin designations on the SY6522 is contained in the Data Sheet enclosed with your SYM-1. It should be used in following the discussion of the operation of the component in the SYM-1 module which follows. The Memory Map of the SYM-1 module (Figure 4-10) will also be helpful during this discussion.

4.1.2.1 Processor Interface. Data transfers between the SY6522 and the CPU (6502) take place over the eight-bit data bus (DB0-DB7) only while the Phase Two Clock (\$\frac{0}{2}\$) is high and the chip is selected (i.e., when CS1 is high and \$\overline{C52}\$ is low). The direction of these data transfers is controlled by the Read/Write line (R/W). When this line is low, data will be transferred out of the processor into the selected 6522 register; when R/W is high and the chip is selected, data will be transferred out of the SY6522. The former operation is described as the write operation, the latter the read operation.

Four Register Select lines (RS0-RS3) are connected to the processor's address bus to allow the processor to select the internal SY6522 register which is to be accessed. There are 16 possible combinations of these four bits and each combination accesses a specific register. Because of the fact that the SY6522 is a programmable-addressable device, these RS line settings, in combination with the basic device address, form the specific register address shown in the 6522 Data Sheet.

Two other lines are used in the SY6522 interface to the 6502 processor. The Reset line (RES) clears all internal registers to a logical zero state (except T1, T2 and SR), placing all peripheral lines in the input state. It also disables the timers, shift register and other on-chip functions and disables interrupting from the chip. The Interrupt Request line (IRQ) generates a potential interrupt to the CPU when an internal interrupt flag is set and a corresponding interrupt enable bit is set to a logical "1." The resulting output signal is then "wire or'ed" with other similar signals in the system to determine when and whether to interrupt the processor.

**4.1.2.2** Peripheral Interface. As we mentioned earlier, peripheral interface is handled largely over two eight-bit ports, with each of the 16 lines individually programmable to act as an input or output line. Port A consists of lines PA0-PA7 and Port B of lines PB0-PB7.

Three registers are used to access each of the eight-bit peripheral ports. Each port has a Data Direction Register (DDRA and DDRB), which is used in specifying whether the pins are to act as inputs or outputs. If a particular bit in the Data Direction Register is set to zero, the corresponding peripheral pin is acting as an input; if it is set to "1," the pin acts as an output point.

Each of the 16 peripheral pins is also controlled by a bit in the output register (ORA and ORB) and a similar bit in the Input Register (IRA and IRB). When the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit in the Output Register. A "1" in the appropriate Output Register causes the pin to go "high" (2.4 VDC or higher), and a zero causes it to go "low (0.4 VDC or lower).

Functionally, reading a peripheral port causes the contents of the appropriate Input Register to be transferred to the Data Bus.

The SY6522 has a number of sophisticated features which allow very positive control of data transfers between the processor and peripheral devices through the operation of "handshake" lines which involve the use of Peripheral Control Lines (CA1-CA2 and CB1-CB2). These operations are beyond the scope of this manual; if you are interested in further information, you should consult the data sheet enclosed.

# 4.1.3 6532 Description

Like the SY6522 described above, the SY6532 is used on the SYM-1 module to control peripheral interface. Only one SY6532 is furnished with your SYM-1 and no others are provided for.

From an operational standpoint, the SY6532 is quite similar to the SY6522. One key difference, particularly on your SYM-1 module, is the presence of a 128-byte x 8-bit RAM within the SY6532. This is the location referred to as "System RAM" in discussions of the software operation and in the Memory Map (Figure 4-10).

A description of the pin designations on the SY6532 is included in the enclosed Data Sheet. You will notice that, like the SY6522, the SY6532 contains 16 peripheral I/O pins divided into two eight-bit ports (lines PAO-PA7 and PBO-PB7). Each of these pins can be individually programmed to function in input or output mode.  $\overline{\text{IRQ}}$  on the SYM-1 SY6532 is not connected.

The Address lines (A0-A6) are used with the RAM Select ( $\overline{RS}$ ) line and the Chip Select lines (CS1 and  $\overline{CS2}$ ) to address the SY6532. It is in this addressing that the SY6532 differs somewhat from the SY6522's on your SYM-1 module. To address the 128-byte RAM on the SY6532, CS1 must be high and  $\overline{CS2}$  and  $\overline{RS}$  must both be low. To address the I/O lines and the self-contained interval timer, CS1 and  $\overline{RS}$  must be high and  $\overline{CS2}$  must be low. In other words, CS1 is high and  $\overline{CS2}$  is low to address the chip;  $\overline{RS}$  is used to differentiate between addressing RAM and the I/O Interval Timer functions. Distinguishing between I/O lines and the Interval Timer is the function of Address Line 2 (A2), which is high to address the timer and low to address the I/O section. Again, the Memory Map in Figure 4-10 clarifies these operations since they are largely software-directed and address-dependent.

# 4.1.4 Functional Schematics

Understanding the electrical interfaces among the various components may be of some interest to you as you use and expand your SYM-1 microcomputer. The figures on the following pages include segmented schematics, where each figure provides an electronic overview of the interface between the CPU and its related component devices and peripherals.

Table 4-I describes the contents of each figure in this group of schematic segments.

Table 4-1. INDEX OF SCHEMATIC SEGMENTS FIGURES 4-2 TO 4-9

Figure	Function/Segment Diagrammed
4-2	TTY and CRT Interface
4-3	Audio Cassette Interface
4_4	Audio Cassette Remote Control
4-5	I/O Buffer
4-6	Keyboard/Display
4-7	Control Section
4-8	Memory Section
4-9	Oscilloscope Output Driver

Table 4-2 provides, in summary form, a list of the connector points on the four SYM-1 connectors. This allows you to determine pin and connector configurations for various application options.

Table 4-2. CONNECTOR POINTS AND THEIR FUNCTIONS IN VIM-1

Key: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Component Side A B C D E F H J K L M N P R S T U V W X Y Z Solder Side

~			7		<b>,</b> –	٠,	9	4	7	0	٠	4	. —	ш	m	_		0	_	7	*	9	
	>	. a	. Δ	: d	. <u> </u>	<u>ام</u>	88	82	80	8	ĕ.	\ d	\ ()	8	8	8	×	×	×	×	ထ	'n.	
z	4	` ~	. ~	۱ ۸	. ~	7	2 PB 6	7	7	~	~	2	· ~	Š	~	~	-	<u>_</u>	6	<u>س</u>	3	3.	
2																							
5	<	<u>~</u>	Ü	_	ו נו	1	Ξ.	-	¥	_	Σ	z	<u>a</u>	2	S	H		>	≥	×	_	N	
AUXILIARY APPLICATION (AA)																	_			. ,	_	_	
Ą				. ^						_		_									9		
>	_			Α	В	8	2 PB 5	e e	3	A .	4	₹.	E	8	3 2	0	9	~	*	اما د	3	~	
AR	Ž	Ş	م	C	C	<u> </u>	正	<u>a.</u>	配	a.	a,	4	~	ū	<u>م</u>	T	<u>n</u>	4	ď	ď	풉	풉	
=======================================	•	'	17	•		17	171	(7	17	6.4	~	(V		n		'n	n	•	~	~	~	9	
9	_	~	~		<u>د</u>	٠	7	∞	•	10	_	7	3	<b>.</b>	٠,	9	_	00	6	_	-	~	
•														_		=				20			
											2		_	Ξ,		Ĵ						KB ROW 1	
											Ĕ	ļ	E	Z	3	Z	3						
											Ħ	$\exists$	į	2	2	2	2	2	G	5	S	_	
										-	0	_	0	2	7	포	P	Ó	Ö	ō	Ö	õ	
	5	100		bo	dO	10	Let-	k)	مما	ÿ	Ä	S	ğ	≥	≽	ጟ	7	9	а	8	9	8	
_	+	Ю	ŀ	lö	ΙĢ	=	ı	Ľ	ı	<	⋖	œ	<	<b>i</b>	H	H	H	×	¥	¥	×	¥	
APPLICATION (A)																							
Z	<	8	O		ш	ĮL,	Ξ	n	¥	Ц	Σ	Z	Д	2	S	۳	٥	>	≱	×	>	N	
Ĕ																	0	红	ď	ш	⋖	Ω	
ਨੁ																	ROW	엉		COL	겁	方	
Ϋ́	9	Š	Ä	Ä	Å.	<b>7</b> A5	APA6	A7	8	<u>~</u>	82	5	B St	8	97	9	ž	Ö	Ŏ	Ō	ŏ	Ŭ	
7	Ü	¥	¥	A	A	¥	A	AF	AB	AP	AP	ΑF	Αb	AP	ΑP	AP	쬬	쬬	쫎	<del>8</del>	쭚	Σ	
	_	7	3	4	٧	9	_	∞	9	9	Ξ	12	2	*	2	91	17	81	19	೫	21	22	
																				ST		≽	
											_	_	^1	_	_					Ξ		am-R/₩	
	BQ BQ	ā	B2	8	ď	æ	AB6	8	BS	8	3	<u>=</u>	H	П	B	<u>.</u>	٠.	≥	₹	9.	٠.	Ė	
<b>⊕</b>	•	⋖.	<.	<(	⋖	<	⋖	<<	~	⋖	⋖	⋖	≺	≺	⋖	⋖	8	ద	2	<	2	ď	
<u>ت</u>																							
ğ	⋖	8	O	Ω	ш	ഥ	I		×	_	Σ	Z,	Q,	æ	S	<del></del>	$\supset$	>	≯	×	>-	7	
EXPANSION (E)																	=						
Ą	, .															•	<u> </u>		Þ	₽			
Ð	SYNC	χ		o		H	53	<u>.</u>	ڡۣ	9	÷	ű	Ģ	<u>_</u>	o		Şı	ŭ	ase	as .	_	≘	
	ςŞ	R	ಷ	ď	ž	ź	X.			DB			8	8	8	8		2	5	5	4	Ğ	
	-	7	'n	-#	5	9	_	00	. ب	2	=	7	3	<b>4</b> !	15	9	7	∞	<u>5</u>	ន:	77	77	
													_										

(1) Jumper option (B) Buffered

<u>@@</u>

TABLE 4-2. CONNECTOR POINTS AND THEIR FUNCTIONS IN SYM-1 (Continued)

¥	POWER (P)			TERMINAL (T)	KEY	KEYBOARD (K)
+5V	<	+VP (optional)	-	GND	П	+5V
CNG	æ	CND	7	RS-232 IN	7	+5V
+50	C	+5V	ĸ	RS-232 OUT	m	+5V
S	) C	CNG	. 4	Ü	Þ	+5V
72.	) II	-VN (optional)	4	+5V	ς,	+VP
CNC	) [T		. 49	+5V	9	+VP
	•	j	7	GND	7	NA-
			. 60	+5V	∞	NA-
			0	TTY Keyboard IN +	6	GND
			0	TTY Keyboard IN -	01	GND
			=	TTY Printer OUT -	=======================================	GND
			12	TTY Printer OUT +	12	GND
			: ≏		13	RS-232 IN
			† <u>†</u>	Audio Remote NPN HI	14	RS-232 OU1
			15	Audio Remote NPN LO		
			91	Audio Remote PNP LO		
			17	Audio Remote PNP HI		
			18	Audio IN		
			19	Audio GND		
			20	Ċ		
			21	Audio Out (HI)		
			22	N.C.		
			23	Audio Out (LO)		
			<b>5</b> ¢	ĊŻ		
			25	Audio GND		




Figure 4-2. TTY/CRT INTERFACE SCHEMATIC




Figure 4-3. AUDIO CASSETTE INTERFACE SCHEMATIC





Figure 4-4. AUDIO CASSETTE REMOTE CONTROL

# I/O BUFFERS






Figure 4-5. I/O BUFFERS SCHEMATIC




Figure 4-5a. I/O BUFFERS, PC LAYOUT BLOW-UP

Figure 4-6. KEYBOARD/DISPLAY SCHEMATIC






Figure 4-7. CONTROL SECTION SCHEMATIC



4-15

### OSCILLOSCOPE OUTPUT DRIVER






Figure 4-9. OSCILLOSCOPE OUTPUT DRIVER SCHEMATIC

### 4.2 MEMORY ALLOCATION

This section describes the standard memory allocation in your SYM-1 microcomputer system. It makes extensive use of the detailed Memory Map contained in Figure 4-10. Also described in this section is the technique by which ROM and RAM addressing and usage may be altered by using an array of on-board jumpers which allow you to modify and expand your SYM-1 memory. Expanding RAM memory using off-board components is taken up briefly in Section 4.2.3, although a detailed discussion of this is reserved for Chapter 8, "System Expansion".

### 4.2.1 Standard Memory Allocation

Figure 4-10 is a map of the standard memory allocation in your SYM-1 microcomputer. Provided with your system are 1K of on-board RAM, extending from location 0000 to 03FF in the Memory Map. Note that the top-most eight bytes (locations 00F8 to 00FF) in Page Zero of this 1K block are reserved for use by the system and should not be used by your programs. The remainder of Page Zero is largely similar to the rest of the RAM provided, but it also has some special significance for addressing which will become clearer in Section 4.3. Locations 0100-01FF in the 1K memory block furnished with your system are reserved for stack usage. Your programs may use this area, but you should use it for normal stack operations incidental to operating your programs. Locations 01FF-03FF are general-use RAM for your program and data storage.

In addition to the IK of on-board RAM furnished with your system, sockets are provided for 3K of plug-in RAM, allowing you to have 4K of on-board RAM memory. These sockets occupy memory locations 0400-0FFF.

The SUPERMON monitor resides in ROM at memory locations 8000-8FFF. (As you know, the SY6502 CPU addresses all memory and I/O identically, so that it is immaterial whether a specific address location is occupied by RAM, ROM or I/O devices.) The next 4K block, from 9000-9FFF, is reserved for future expasion of SUPERMON, although you may use those locations if you wish to do so, provided you remember that if you should obtain an expanded SUPERMON system in the future these addresses may be used.

Extending from A000-AFFF are the I/O devices on your SYM-I module. As we have previously said, each port on the SY6522/SY6532 devices in SYM-I is an addressable location. Sheets 2-6 of Figure 4-10 provide you with a detailed Memory Map breakdown of how these devices are addressed. Note that within the SY6532 is a 128 byte segment (locations A600-A7FF). This is the RAM which is resident on the SY6532 used by SYM-I as System RAM. Sheet 4 of Figure 4-10 describes each memory location within System RAM in detail; you will need this data if you wish to make use of the capability of the system for modifications to SUPERMON. These modifications may include creating your own commands (as described in Chapter 5) which may be entered as if they were Monitor commands. Other such modifications making use of System RAM locations are described in Chapter 9 of this manual.

Memory locations B000-FF80 may be used by your programs, provided of course you have expanded memory to fill those address locations (see Chapter 8). Note, however, that if you plan to obtain the Synertek Systems 8K BASIC module at some later date, that module will occupy locations C000-DFFF. You should plan your applications programs accordingly. Locations FF80-FFFF are reserved for special use by the system, and should not be used in any of your applications code.




Figure 4-10. STANDARD MEMORY MAP, SYM-1




Figure 4-10 (Cont'd). MEMORY MAP FOR SY6522 VIA #1 (DEVICE U25)




Figure 4-10 (Cont'd). MEMORY MAP FOR SY6532 (DEVICE U27)

SYMBOL	ADDRESS	DEFAULT VALUE	COMMENTS
IRQVEC	A67F A67E	80 0F	IRQ Vector
RSTVEC	A67D A67C	8B 4A	RESET Vector
NMIVEC	A67B A67A	80 9B	NMI Vector
UIRQVC	A679 A678	80 29	User IRQ Vector
UBRKVC	A677 A676	80 4A	User Break Vector
TRCVEC	A675 A674	80 C0	Trace Vector
EXEVEC	A673 A672	88 7E	'Execute' Vector
SCNVEC	A671 A670 A66F	89 06 4C	Display Scan Vector
URCVEC	A66E A66D A66C	81 Di 4C	Unrecognized Command Vector
	A66B A66A A669	00 00 00	Not Used
INSVEC	A668 A667 A666	89 6A 4C	In Status Vector
OUTVEC	A665 A664 A663	89 00 4C	Output Vector
INVEC	A662 A661 A660	89 BE 4C	Input Vector
YR XR AR FR SR	A65F A65E A65D A65C A65B	00 00 00 00 FF	User Registers
PCHR PCLR MAXRC LSTCOM TV KSHFL TOUTFL	A65A A659 A658 A657 A656 A655 A654	8B 4A 10 00 00 00 80	Max. No. Bytes/Record, Paper Tape (Note 6) Last Monitor Command Trace Velocity (Note 5) Hex Keyboard Shift Flag In/Out Enable Flags (Note 4)

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532

SYMBOL	ADDRESS DEFAULT VALUE	COMMENTS
TECHO ERCNT SDBYT PADBIT PIH	A653 80 A652 00 A651 4C A650 01 A64F 00	Terminal Echo (Note 3) Error Count (Note 2) Baud Rate (Note 1) Number of Padbits on Carriage Return
PIL P2H P2L P3H P3L	A64E 00 A64D 00 A64C 00 A64B 00 A64A 00	16-Bit Parameters
PARNR	A649 00 A648 00 A647 00	No. of Parameters Entered  Not Used
RDIG DISBUF	A646 00 A645 3F A644 86 A643 6E	Right-most Digit
	A642 6D A641 00 A640 <u>00</u>	Display Buffer
SCRF	A63F 00	Monitor Scratch Locations SCR0-SCRF
SCR0 JTABLE	A630 00 A62F D0 A62E 00	User Socket P3 (Jump Entry No. 7)
	A62D C8 A62C 00 A62B 03	User Socket P2 (Jump Entry No. 6) 0300 (Jump Entry 5)
	A62A 00 A629 02 A628 00	0200 (Jump Entry 4)
	A627 00 A626 00 A625 8B	0000 (Jump Entry 3)  NEWDEV (Jump Entry 2) (Note 7)
	A624 64 A623 8B A622 A7	TTY (Jump Entry 1)
SCPBUF	A621 C0 A620 00 A61F	BASIC (Jump Entry 0)
	A600 -	Scope Buffer, No Defaults (32 locations)
	·	

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532 (Continued)

### NOTES - SYSTEM RAM

		BAUD SDBYT
1.	BAUD RATE-	110 D5
		300 4C
		600 24
		1200 10
		2400 06
		4800 01
2.	ERCNT -	Used by LD P, FILL, B MOV
		Count of bytes which failed to write correctly And invalid checksums up to \$FF
3.	тесно -	bit 7 - ECHO/NO ECHO
	, e	bit 6 - OUTPUT/NO OUTPUT This bit is toggled everytime a control O (ASCII 0F) is encountered in the input stream.

4. TOUTFL - bit 7 = enable CRT IN
bit 6 = enable TTY IN
bit 5 = enable TTY OUT
bit 4 = enable CRT OUT

TV - TRACE VELOCITY

00 = SINGLE STEP

non-zero - PRINT PROGRAM COUNTER AND ACCUMU-LATOR THEN PAUSE AND RESUME

> PAUSE DEPENDS ON TV (TRY TV = 09)

- 6. USER PC DEFAULT = 8B4A = RESET
- 7. NEW DEV TO CHANGE BAUD RATE ON RS-232 INTERFACE,

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532 (Continued)




Figure 4-10. MEMORY MAP FOR SY6522 VIA #2 (DEVICE U28-USER SUPPLIED) (Continued)




Figure 4-10. MEMORY MAP FOR SY6522 VIA #3 (DEVICE U29) (Continued)

### 4.2.2 Address Decoding Jumper Options

Four sockets (labeled P0-P3 on the board) for ROM PROM or EPROM are provided with your SYM-1. Each socket may contain any of four different types of Read-Only Memory devices, up to a total of 24K. The four acceptable devices are the SY2716, the SY2316B, the SY2332 and the SY2364. Each device is slightly different, but they are all read-only memories. They may appear in any combination on a SYM-1 microcomputer system, provided their total capacity does not exceed 24K. But since the devices have different memory capacities, it is necessary to alter normal addressing to accommodate the specific devices selected.

To serve this purpose, we have provided a set of jumpers, located just to the left of the center of the board and directly under the two 74LS145's. The schematic in Figure 4-11 illustrates each useful jumper combination and Table 4-3 outlines them in greater detail. (Note that Table 4-3 contains other jumpers available on the SYM-1, not all of which pertain to memory use.) The broken lines in Figure 4-11 indicate the jumpers installed at the factory. Note, for example, that the first PROM socket, labeled PO (device U20) is associated with the address group beginning with 8000. (It it were necessary to change this configuration, you would remove the connection from Pin 1 of the lower address decoder (74LS145) to jumper connection 7-J so that it becomes associated with a jumper combination which addresses the device you wish to address. Table 4-3a will assist you in configuring your selection of ROM correctly.

Near the bottom of the board below the speaker unit are four jumpers labeled JJ, KK, LL and MM. These enable Write Protection on the RAM in the four 1K blocks available on the board. Jumper 45-MM is factory-installed, enabling Write Protection on System RAM (the 128-byte block in the SY6532). As you add RAM later, or to Write Protect any of the on-board RAM aside from System RAM, you must connect the appropriate jumpers to enable the Write Protect function on the desired memory locations. RAM may be enabled for Write Protect in 1K blocks.

These jumpers offer you flexibility to adapt the SYM-1 board to your particular application. The jumpers will give you the ability to do the following:

- Use 2K, 4K, or 8K byte ROM or PROM in each 24 pin socket.
- Complete flexibility in selecting user PROM addressing.
- Ability to auto power-on to any of the ROM/PROM sockets.
- Write protect expansion RAM.

### 4.2.3 Off-Board Expandability

SYM-1 is expandable, on-board, up to 24K bytes of EPROM/ROM memory and 4K bytes of RAM, with 8K bytes of address space allocated to the on-board I/O devices. Further expansion of any combination of ROM, PROM, RAM or I/O can be implemented by using SYM's "E" (Expansion) connector to attach an auxiliary board containing the additional devices. Total expandability is limited only by the amount of addressing capability of the SY6502 CPU, i.e., 64K bytes.

Detailed instructions for implementing off-board expansion are contained in Chapter 8, "System Expansion."

### 4.2.4 I/O Buffers

Your SYM-1 board comes to you equipped with four specially configured I/O buffer circuits. (See Figure 4-5.) The circuit configuration and PC Board layout allow the user to configure these buffers in many ways.




Figure 4-11. MEMORY ADDRESS DECODING JUMPER OPTIONS

### Table 4-3. SYM-1 JUMPERS

JUMPER LETTER	POSITION NUMBER	DESCRIPTION
A,B,C,D E,F,G,H	1,2,3 4,5,6	PROM/ROM Device Select (See Table 4-3a)
J,K,L,M	7,8,9,10,11,12 13,14,15,16,17,18	ADDRESS SELECT (See Table 4-3b)
. N	19 (1) 20	Auto Power-On to U20 (2) Disable Auto Power-On to U20
Р	19 (1) 20	Auto Power-On to U21 (2) Disable Auto Power-On to U21
R	19 (1) 20	Auto Power-On to U22 (2) Disable Auto Power-On to U22
S	19 (1) 20	Auto Power-On to U23 (2) Disable Auto Power-On to U23
T U	21 22	Enables Monitor RAM at A0xx (3) Enables Monitor RAM at F8xx (3)
V	23	RCN-I to connector A-N
w X	24 25	Enables Software Debug ON Enables Software Debug OFF
Y	26	DBOUT to connector E-17
BB CC	31 32	Connects TTY IN to PB6 @A402 Connects CRT IN to PB7 @A402
DD	33 34	To run TTY @ +5V and GND To run TTY @ +5V and -Vn (4)
EE	35 36	To run TTY @ +5V and -Vn (4) To run TTY @ +5V and GND
FF	37 38	To run TTY @ +5V and GND To run TTY @ +5V and -Vn (4)
GG	39 40	To run RS232 @+5V and GND To run RS232 @+5V and -Vn (5)
НН	41	Decode line T8 to connector A-K
JJ	42	Enable software write protect 3K block
KK	43	Enable software write protect 2K block
LL	44	Enable software write protect IK block
мм	45	Enable software write protect monitor RAM

### Table 4-3. SYM-1 JUMPERS (Continued)

### **NOTES**

- Only one socket (U20, U21, U22, U23) should be jumpered to position 19 at one time. The remaining three sockets should be jumpered to position 20.
- See software consideration of auto power-on in Chapter 9.
- 3 One or both can be connected at the same time.
- These positions require a recommended -9V to -15V supply applied to the power connector pin E. R107 should be adjusted (removed and replaced) for your proper current loop requirements.

Example: (for 60ma current loops and Vn = -10V)

b. R107 = 
$$\frac{\text{Vn } -5\text{V}}{\text{I}} = \frac{(10 -5)}{60 \text{ ma}} = 100$$

R107 = 300x (as installed) for 20 ma current loop and Vn=-10V

For RS232 devices using other than LM1489 or equivalent input receivers (i.e., probably terminals older than ten years) then GG should be strapped to 40 and a -9V to -15V supply applied to the power connector pin E.

Table 4-3a. SYM-I PROM/ROM DEVICE SELECT

SOCKET LOCATION	SOCKET NAME	MEMORY DEVICE	JUMPER LETTER	POSITION NUMBER
U20	P0	2716	A E	2 or 3 5 or 6
U20	РО	2316	A E	2 or 3 2 or 3
U20	PO	2332	A E	1 2 or 3
U20	PO	2364	A E	1 4
U21	ΡI	2716	B F	2 or 3 5 or 6
Ų <b>2</b> 1	PI	2316	B F	2 or 3 2 or 3
U21	PI	2332	B F	i 2 or 3
U21	Pi	2364	B F	1 4
U22	P2	2716	C G	2 or 3 5 or 6
U22	P2	2316	C G	2 or 3 5 or 6
U22	P2	2332	C G	1 2 or 3
U22	P2	2364	C G	1 4
U <b>23</b>	Р3	2716	D H	2 or 3 5 or 6
U23	Р3	2316	H H	2 or 3 2 or 3
U23	Р3	2332	D Н	1 2 or 3
U23	P3	2364	D H	1 4

NOTE: 2716 devices assumes Synertek, Intel or equivalent pin outs.

Table 4-3b. SYM-I ADDRESS SELECT

### High Order SYM-1 Address lines **JUMPER A A A A A A A** JUMPER LETTERS 15 14 13 12 11 10 9 NUMBERS (2) 2K **Blocks** 0 X X X0 (1)88 . 0 X X X(3) 0 X X XSockets 0 1 1 X X X13.3K PO ČS U20 0 х х AO Onboard I/O Û 0 Х A8 Onboard I/O +57 X X X 13.3K BO -0 X X Х ы U20 <u> 88</u> х х X $X \times X$ <u>ट</u>8 -3.3K 1 0 X X Х ₽0 ~ X XX D8 - $X \times X$ +57 Ē0 --0 X XХ P3 (16)<u>E8</u> - $X \times X$ U23 F0 -X X XF8 -1 1 X X XX = Don't care.

### NOTES:

- (1) Broken lines indicate delivered version of jumpers.
- (2) Each jumper number represents a 2K address space decode.
- (3) Jumper numbers can be wire or'ed to increase the address space of the  $\overline{CS}$  on any socket (i.e., decoder is open collector.)

The single-stage circuit consists of a transistor and "circuit positions" for the user to add resistors, capacitors and dioders in any of many positions. This flexibility allows inverting and noninverting stages, input-resistive or capacitive coupling and much more. The user should refer to the schematic and P.C. layout in Figure 4-5a in order to completely understand this circuit.

### 4.3 SOFTWARE DESCRIPTION

Software on your SYM-I microcomputer must be discussed from two perspectives. First, the SYM SUPERMON Monitor software which handles keyboard display, interrupts and other requirements for system operation must be understood. We will discuss this subject in succeeding sections. The second aspect of software is the microprocessor assembly language with which you will write your applications programs. A brief introduction to the 6502 instruction set is included later in this chapter.

In this chapter, we discuss the SYM-I command language syntax only briefly; Chapter 5 contains a detailed discussion of each of the instructions in the set. Chapter 6 will help you through the process of using these and the 6502 language in applications programming by describing three selected sample programs.

### 4.3.1 Monitor Description - General

Figure 9-1 illustrates the general system flow of the SYM-1 SUPERMON Monitor software. As you can tell, the main program is simple and straightforward. Its purpose is to direct processing to the appropriate I/O or command routine, and for this reason it is thought of as a "driver"—it "drives" or directs the software.

The means by which the Monitor handles the direction of software flow is one of the unique features of the SYM-1 system and is worth a brief explanation at this point. We will discuss the subject in greater detail in Chapters 5 and 8.

When the SUPERMON Monitor receives a one- or two-character command from the on-board keyboard, TTY or CRT terminal, it then accepts 0-3 parameters associated with the command. The string of command and parameters (if any) is terminated by a carriage return. It is noteworthy that each instruction which may be entered by use of a single key on the on-board keyboard may also be entered with a similar command from a terminal.

Upon receiving a command and up to three parameters, SUPERMON checks to determine whether the command and its associated number of parameters is a defined combination. If so, the command is executed. Otherwise, an error message is printed or displayed showing the ASCII representation of the command which was not recognized.

For example, a "GO" with one parameter causes the program to pass control to the program stored at the memory location indicated by the parameter. Thus, a "GO" followed by "0200" instructs the system to begin executing the instructions stored starting at memory location 0200. A "GO" with no parameters (i.e., "GO" followed by a Carriage Return) will cause program execution to resume at the address stored in the "pseudo Program Counter" (memory locations A659 and A65A).

However, a "GO" command with two or three parameters is not a defined command in SUPERMON, and will result in a display or message of "Er 47". The "47" is the ASCII representation for a "G" and is designed to help you define the instruction or command which was not recognized.

The monitor is designed so that you can extend the range of defined command-parameter combinations by "intercepting" the error routine before it executes and designing your own series of pointers to memory locations to be associated with specific commands. Thus, you might wish to define a "GET" routine which could be entered at the keyboard with a "GO" and two parameters. You will learn how to do this in Chapter 9.

### 4.3.2 Software Interfacing

The SYM-i Monitor is structured to be device-independent. Special requirements for device handling are "outside" the Monitor's central control routines, which isolate them from the Monitor's standard functions. Also, as we have indicated, SYM-l commands may be entered from any device. It is not necessary to use the on-board keyboard to do so. This means you need not concern yourself with the details of I/O; they are handled internally.

### 4.3.3 6502 Microprocessor Assembly Language Syntax

The SY6502 microprocessor used on your SYM-1 is an eight-bit CPU, which means that eight bits of data are transferred or operated upon at a time. It has a usable set of 56 instructions used with 13 addressing modes. Instructions are divided into three groups.

Group One instructions, of which there are eight, are those which have the greatest addressing flexibility and are therefore the most general-purpose. These include Add With Carry (ADC), the logical AND (AND), Compare (CMP), the logical Exclusive OR (EOR), Load A (LDA), logical OR with Accumulator (ORA), Subtract With Carry (SBC) and Store Accumulator (STA).

Group Two instructions include those which are used to read and write data or to modify the contents of registers and memory locations.

The remaining 39 instructions in the SY6502 instruction set are Group Three instructions which operate with the X and Y registers and control branching within the program. You'll learn more about these instructions in the next section. More detailed information can be found in the Synertek Programming Manual for the SY6500 family.

An assembly language instruction consists of the following possible parts:

Label - Optional. Used to allow branching to the line containing the label and for certain addressing situations.

Mnemonic - Required. The mnemonic is a three-character abbreviation which represents the instruction to be carried out. Thus the mnemonic to store the contents of the accumulator in a specific memory location is "STA" (STore Accumulator).

Operand(s) - Some may be required, or none may be allowed. This depends entirely upon the instruction itself and may be determined from the later discussion.

Comment - Optional. Separated from last operand (or from the command mnemonic where no operand is used) by at least one blank. These words are ignored by the assembler program but are included only to allow the programmer and others to understand the program.

The SY6502 allows 13 modes of addressing, which makes it one of the most flexible CPUs on the market. Table 4-4 describes these addressing modes briefly. Details may be found in the Synertek Programming Manual for the SY6500 family.

You will note that some of the addressing modes make use of Page Zero, a concept introduced briefly earlier in this chapter. Page Zero addressing modes are designed to reduce memory requirements and provide faster execution. When the SY6502 processor encounters an instruction using Page Zero addressing, it assumes the high-order byte of the address to be 00, which means you need not define that byte in your program. This technique is particularly useful in dealing with working registers and intermediate values. As the Memory Map (Figure 4-10, Sheet 1) shows, memory locations 0000-00FF make up Page Zero.

### 4.3.4 SY6502 Instruction Set

Table 4-5 provides you with a summary of the SY6502 instruction set. Each instruction is shown with its mnemonic, a brief description of the function(s) it carries out, and the corresponding "op code" for each of its valid addressing modes. The "op code" is the hexadecimal representation of the instruction and is what will appear when the instruction byte is displayed by SUPERMON.

When creating applications programs for your SYM-1, you will typically write them in the SY6502 assembly language mnemonic structure shown in Table 4-5, then perform a "hand assembly" to generate the "op codes" and operands. The process of hand assembling code is explained in greater detail in Section 6.2.2. You will be referring to this table—or to your SYM Reference Card--quite frequently during programming.

To understand some of the instructions, you should be aware of six "status register" flags which are set and reset by the results of program execution. Generally, these flags and their functions are:

- Set to "1" by CPU when the result of the previous instruction is negative
   Set to "1" by CPU when the result of the previous instruction is zero
  - Set to "1" by CPU when the result of the previous instruction is zero
     Set to "1" by CPU when the previous instruction results in an arithmetic "carry"

Set to "0" by CPU when the previous instruction results in "borrow" (subtract)

- Also modified by shift, rotate and compare instructions.
- I When "1," IRQ to the CPU is held pending
- D When "1," CPU arithmetic is operates in decimal mode
- Set to "Î" by CPU when the result of the previous instruction causes an arithmetic overflow

The Synertek Programming Manual discusses this subject in greater detail.

# Table 4-4. SUMMARY OF SY6502 CPU ADDRESSING MODES

## SY6502 INSTRUCTION SET SUMMARY

### Addressing Modes

Node	Description	# Bytes		EX	Example
IMPLIED	The operation performed is implied by the instruction.	1 *	ТАХ	A.A.	Code for transfer A to X
ACCUMULATOR	The operation is performed upon the A register.	<b>н</b>	ROL A	2A	Code for rotate left A
IMMEDIATE	The data accessed is in the second byte of the instruction.	7	LDA #3	<b>8</b> 03	Code for load A immediate Constant to use
ZERO PAGE	The address within page zero of the data accessed is in the second byte of the instruction.	70	LDA Z	A5 75	Code for load A zero page Low part of address on page zero
ZERO PAGE INDEXED BY X	The second byte of the instruction plus the contents of the X register (without carry) is the address on page zero of the data accessed.	8	LDA Z,X	35 75	Code for zero page indexed by X Base address on page zero
ZERO PAGE INDEXED BY Y	The second byte of the instruction plus the contents of the Y register (without carry) is the address on page zero of the data accessed.	8	LDX Z,Y	B6 75	Code for zero page indexed by Y Base address on page zero
ABSOLUTE	The address of the data accessed is in the second and third bytes of the instruction.	m 	LDA L	AD 47 02	Code for load A absolute Low part of address High part of address

<sup>\*</sup>Except BRK which is two bytes when not using SUPERMON or when in DEBUG mode.

Table 4-4. SUMMARY OF SY6502 CPU ADDRESSING MODES (Continued)

	dexed by X ddress address	dexed by Y ddress address	ndirect pre- ge zero	ndirect Y ge zero	equal	rect ot address oct address
Example	Code for load A indexed by X Low part of base address High part of base address	Code for load A indexed by Y Low part of base address High part of base address	Code for load A, indirect pre- indexed by X Base address on page zero	Code for load A, indirect post-indexed by Y Base address of page zero	Code for branch if equal Seven bytes ahead	Code for jump indirect Low part of indirect address High part of indirect address
EX	BD 47 02	B9 47 02	A1 75	B1 7.5	F0	95 05 05
	LDA L,X	LDA L,Y	LDA (Z,X)	LDA (Z),Y	вед гос	JMP (LOC)
# Bytes	m	m	74	и	<b>N</b>	m
Description	The address in the second and third bytes of the instruction, plus the contents of the X register is the address of the data accessed.	The address in the second and third bytes of the instruction, plus the contents of the Y register is the address of the data accessed.	The second byte of the instruction plus the contents of the X register (without carry) is the address on page zero of the two-byte address of the data accessed.	The contents of the page zero two-byte address specified by the second byte in the instruction, plus the contents of the Y register is the address of the data accessed.	The second byte of the instruction contains the offset (in bytes) to branch address.	The address in the second and third bytes of the instruction is the address of the address to which the jump is made.
Mode	INDEXED BY X	INDEXED BY Y	INDIRECT PRE-INDEXED BY X	INDIRECT POST-INDEXED BY Y	relative Branch	INDIRECT JUMP

Table 4-5. SY6502 CPU Instruction Set Summary

	В	1	1	1	ŀ	ı	•	1	1	-	ı	7
_	>	*	<u>'</u>	1				<u>α</u>	1	1		
Condition Codes	Δ	. 1	t	ı	1	1	'	ı.	ı	1	1	
nditi Codes	H	1	ı	,	'		1	ı	ı	1		-
င္ကြင္သ	บ	*	t	*	1			,	ı	'	,	1
Ö	123	*	*	*	1	_ '		*	1	'		,
	Z	*	*	*	1	'	1	Α7	1	1		
	IИD											
	REL				96	<u>R</u>	F.0		30	음.	2	
	x * (·포)	11	31									
	(X,X)	61	21									
	r'a	79	39	·, <u></u> ,								
	r'x	J.	3D	1E							<u> </u>	
Mode	SEA	60	2D	GE OE	. <u>.                                   </u>			β		<u> </u>		
ξ	X'Z											
	x'z	75	35	16								
<b>.</b>	2	65	25	8				24				
	MMI	69	29								<del> </del>	
İ	SOA			్	. :			<del></del>				
<u></u>	4MI											8
6502 INSTRUCTION SET SUMMARY	Description	A + M + C + A, C Add memory to accumulator with carry	A A M + A "AND" memory with accumulator	C + 7165432110 + 0 Shift left one bit (memory or accumulator	Branch on C = 0 Branch on carry clear	Branch on C = 1 Branch on carry set	Branch on Z = 1 Branch on result zero	A $\Lambda$ M, M, $\rightarrow$ N, M6 + V Test bits in memory with accumulator	Branch on $N = 1$ Branch on result minus	Branch on $Z = 0$ Branch on result not zero	Branch on $N = 0$ Branch on result plus	Forced interrupt PC+ P+ Force break
91	Instr	y <sub>DC</sub>	AND	ASL	BGC	BCS	ŎĞ B	BIT	BMI	BNE	BPL	BRK

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)

·	<del></del>	<del></del>	<del></del>		<del></del>	<del></del>	<del></del>	<del></del>				
	Φ.	1	!	<u> </u>		1	<u> </u>	,	<u> </u>	,	1	1
	>	'	1	<u> </u>	ı	ı	0	ı	,	1		,
ioi	<u> </u>	1	1	ı	0	,	ı			ı	1	1
it	Н	<u>'</u>	1	1		0	] ;	1	,	1	1	1
Condition Codes	U	<u>'</u>	,	0			1	*	*	*	1	1
Ŏ	N	<u> </u>	ı		ı	,	1	*	*	*	*	*
<u></u>	z	ı	'	ı	, a	1	1	*	*	*	*	*
	IND										<u> </u>	
	BEL	50	70					†—·		<del>                                     </del>	<u> </u>	
	X'(2)				·	<del> </del>	<del>                                     </del>	검			┧·	
	(X'Z)			<u> </u>	<del> </del>	<u> </u>		링	<del>                                     </del>	<del>                                     </del>	<del> </del>	<del>                                     </del>
	ד'ג		·	<del>                                     </del>	1	†	<del>                                     </del>	8			1	┨╌╌
	r, X	<del>                                     </del>			†	<b></b>	<del>                                     </del>	8	<del> </del>	<del> </del>	图	╁─┤
je j	SaA			<del>                                     </del>		<del>                                     </del>	+-	8	ည္က	8	8	<del></del>
Mode	Y,Z			<del> </del> -		\- <u></u>	<del>                                     </del>	<del>                                     </del>	"		<del>                                     </del>	1
] :	x'z	<u> </u>	<u> </u>		<del>  - · · · · ·</del>		<u> </u>	22	<del> </del> -	<del> </del>	90	<del>                                     </del>
	z		<del> </del>	<del> </del>	····	<del> </del>	<del>                                     </del>	SS	124 124	4	-	├
	MMI	<del> </del>		<del> </del>	<del> </del> -	<del>                                     </del>	<del>  </del>	ව	원 원	03 42	8_	<del>                                     </del>
	SOA	<u> </u>	·	<del>                                     </del>	<u> </u>				면	<u> </u>		<del> </del>
	4MI			18	82	82	88					্ষ
6502 INSTRUCTION SET SUMMARY	Description	Branch on V = 0 Branch on overflow clear	Branch on V = 1 Branch on overflow set	0 + C Clear carry flag	0 + D Clear decimal mode flag	0 + I Clear interrupt disable flag	0 + V Clear overflow flag	A - M Compare memory and accumulator	X - M Compare memory and index X	Y - M Compare memory and index Y	M - 1 + M Decrement memory by one	X - 1 + X Decrement index X by one
	Instr	BVC	BVS	CIC	CLD	CLI	CLV	CMP	CPX	CPY	DEC	DEX

Table 4-5. SY6502 CPU Instruction Set Summary(Continued)

	6502 INSTRUCTION SET CINCOLD												ţ						
	ANAMAKA SEL SUMMAKA					Ź	Mode	_							8,	Condition	0 i	c	
Instr	Description	TMP	MMI	Z	X'Z	X'Z	287	х′г	Y,,	(X,3	X'(2	ra	(ND	Z	7 2		<u>:  </u>	>	<u> </u>
DEY	$Y - 1 \rightarrow Y$ Decrement index Y by one	88	→	<del> </del> -		<del></del>			—	)		<del></del>	<del></del>	<del>-</del>	+			_ '	
EOR	$A \not\leftarrow M \rightarrow A$ "Exclusive-Or" memory with accumulator	<del></del>	49	45	55		40	SD	හු	47	- 23	<del></del>		*	<del></del>		<del></del>		<u> </u>
INC				<u> </u>	<u> </u>		3 3 3	F.		+-	_	+-	*	*		<del>  </del>			<u> </u>
INX	X + 1 + X Increment Index X by one	82							_	<del>-  -</del>	+-		*					1	
INY	Y + 1 + Y Increment index Y by one	1 8						_	<del>  -</del>		+-		*	-   *	_ <u></u>	<u></u>		<u> </u>	
JMP	$(PC + 1) \rightarrow PCL$ $(PC + 2) \rightarrow PCH$ Jump to new location	<del></del>					<del>1</del> <del>1</del> <del>1</del> <del>1</del>		<del>                                     </del>	_	-+	<u></u>						, ,	, ,
JSR	PC + 2 +, (PC + 1) + PCL (PC + 2) + PCH Jump to new location saving return address	<del></del>					30									ŀ	ı		
LDA	M + A Load accumulator with memory	_   _	A9	A5 B	B5	_	AD B	BD B	B9 A1	* =			*	*				<del></del>	
LDX	M → X Load index X with memory		A2	A6		B6 A	AE	<del></del>			<del>  </del>		*	*		, ,	, ,	,	
LDY	M → Y  Load index Y with memory		2	4 4	24	<del>                                     </del>		<del>-   - ,</del>	<del>- </del> -	+	_								<u> </u>
	·				,	<u>.                                    </u>		,					k	*	·	<u> </u>	<u> </u>	1	

(Continued)	
3	
Instruction	
2	
SY6502 CPU	
Ť.	
Table	

		<del></del>		· ······	····	<del></del>	<del></del>	<del></del>		+	<del></del>	
	m	1	1	1	<u> </u>				1	1	1	1
	>		,		1	ı	1		<u> </u>	1		
Condition Codes	Ω	. !	•	1	ı	ı	'	From Stack	ı	1	Stack	1
nditi Codes	н	t		1	1	ı		St	I	1	, w	•
Snd	υ	*	•	1	1	1	,	rom	*	*	From	ı
ŏ	2	*	1	*	1	ı	*	<b>F</b> 4	*	*	i ii	_
	Z	0		*	1	ı	*		*	*		1
	IND											·· • • • • • • • • • • • • • • • • • •
	REL											·
	Y, (S)			11				, i		1		·
	(X'Z)			10								
	r'X			19	<u> </u>					<del> </del>		····································
	r'x	2 <u>5</u>		1.					3E	7E		1
de	Sak	4 E		αo					2E	6E 7		
Mode	λ'Z					·-···				<del></del> -		
	x'z	56		15				<del></del>	36	9/	<b></b> ····	
	Z	46		90					26	99	<del> </del>	<del></del> ·
	MMI			60						† <del></del> -		
	ACC	43							2A	6A	<b> </b>	
	TMP		E		48	80	89	28			04	09
6502 INSTRUCTION SET SUMMARY	Description	0 + 765432110 + C Shift right one bit (memory or accumulator)	No Operation	A V M > A "OR" memory with accumulator	A + Push accumulator on stack	P + Push processor status on stack	A + Pull accumulator from stack	P ↑ Pull processor status from stack	M or A — 7   6   5   4   3   2   1   0   ←   C  ←	Rotate One Bit Right (Memory or Accumulator)	P + PC + Return from interrupt	PC ↑, PC + 1 → PC Return from subroutine
	Instr	LSR	NOP	ORA	PHA	дна	PLA	PLP	ROL	ROR	RTI	RTS

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)

<u> </u>	Д	1	1	,	·		ı	,	,		,
	>	*	-	1	,	,	ı	,	,		1
ő	Ω	1	,	r4		1	,			,	1
Condition Codes	н	1	-	ı	ы	ı		,	1	ı	-
	υ	*	1	-	1	,	,	,	ı	•	
8	12	*	1	,	,	,	1	, , , , , , , , ,	*	*	*
1	z	*	- 1	,	,		1		*	*	*
	GNI										
	BET										
i	X'(2)	Fl				16				· —— · · · · ·	
	(X'Z)	E]				81	<del></del>	" -			
	זי'ז	F9			:	66					
	r'X	FD				О6					
de	\$8A	æ				80	8E	38			
Mode	X'Z						96				
	x'z	FS		<del></del>		56		94			
1	z	E5 1				85	986	84			
	IKW	E3			:						
ĺ	⊃⊃¥										-
1	dWI		38	F8	78				AA	A8	BA
6502 INSTRUCTION SET SUMMARY	Description	A - M - $\overline{c}$ + A Note: $\overline{c}$ = Borrow Subtract memory from accumulator with borrow	1 → C Set carry flag	1 + D Set decimal mode flag	<pre>1 * I     Set interrupt disable flag</pre>	A + M Store accumulator in memory	$X \rightarrow M$ Store index X in memory	$Y \rightarrow M$ Store index Y in memory	A + X Transfer accumulator to index X	A + Y Transfer accumulator to index Y	S + X Transfer stack pointer to index X
	Instr	SBC	SEC	CES	ISS	STA	STX	STY	TAX	TAY	TSX

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)

		1	1	<u> </u>	
	<u>m</u>	<u> </u>	<u>'</u>	<u> </u>	
Condition Codes		1	<u>'</u>	<u> </u>	***
		'	<u>'</u>		
iit ge	н	<u>'</u>	1	1	
188	U	<u>'</u>		ı	
ľŏ	- 12	*		*	
	z	*	ı	*	
	IND				
ĺ	BEL				
	X'(Z)				
	(X'Z)				P1 8 L
	λ'7				
	x'T	<del></del>	-	·	
e e	SAA		<del>                                     </del>		
Mode	Y,S			<del> </del>	
	X'Z		<del>                                     </del>	<del>  - · · · · ·</del>	
	Z				
İ	WWI		ļ		
	DDA			<u> </u>	
L	TM1	84	9.	86	
NSTRUCTION SET SUMMARY	Description	A Transfer index X to accumulator	S Transfer index X to stack pointer	nsfer index Y to accumulator	
6502 INSTRU	Instr	TXA X → A	TXS X → S Tran	TYA Y + A Transfer	

### CHAPTER 5

### OPERATING THE SYM

In this chapter you will learn how to operate your SYM-1. The keyboard functions are described, formation of monitor commands is discussed, and procedures for using an audio cassette, TTY or CRT are explained.

As you operate your SYM-1, you will be dealing with the system monitor, SUPERMON, which is a tool for entering, debugging and controlling your 6502 programs. The monitor also provides a wealth of software resources (notably subroutines and tables) which are available to your applications programs as they run on the SYM-1 system.

SUPERMON is a 4K-byte program which is stored on a single ROM chip located at addresses 8000-8FFF, as you learned in Chapter 4. It also uses locations 00F8-00FF for special purposes and special locations called "System RAM" located at addresses A600-A7FF. These usages were outlined in detail in Chapter 4 and in the Memory Map.

Operationally, SUPERMON gets commands, parameters and data from its input channels (the HEX Keyboard, HKB; a teletype, TTY; a CRT terminal or RAM memory and others) and, based on this input, performs internal manipulations and various outputs (to the on-board LED display, TTY or CRT terminal screen or other peripheral devices).

### 5.1 KEYBOARD LAYOUT

The SYM-1 keyboard (see Figure 5-1) consists of 28 color-coded dual-function keys. The characters and functions on the lower half of the keys are entered by pressing the keys directly. To enter the functions shown in the upper halves of the keys, press SHIFT before you press the key you wish to enter. Remove your finger from SHIFT before pressing the second key. Very little pressure is necessary to actuate a key, and except for DEBUG, you will hear an audible tone when the computer senses that a key has been pressed. RST will cause a beep after a short delay.

The functions included on the SYM-I provide you with a formidable array of programming tools. You can examine and modify the contents of memory locations and CPU registers, deposit binary or ASCII data in memory, move blocks of data from one area of memory to another, search memory for a specific byte, and fill selected memory locations with a specified data byte. You can also store a double byte of data with a single command, display the two's complement of a number, or compute an address displacement.

The RST, DEBUG ON and DEBUG OFF keys do not transmit any characters to the monitor, but perform the functions indicated by their names directly using hardware logic.

### 5.2 SYM COMMAND SYNTAX

As we have indicated earlier, each SYM-1 command entered from the on-board keyboard or other device may have from 0-3 parameters associated with it. Each command, with its string of parameters, is terminated by a "CR" (on the HKB) or a carriage return on a terminal device.




Figure 5-1. SYM-1 KEYBOARD

Table 5-1 summarizes the SYM-1 command set. The first column indicates the command, in both HKB and terminal format. The values (1), (2), and (3) refer to the values of the first, second, and third parameters entered. The term "old" is used to mean the memory location most recently referenced by any of the following commands: M, D, V, B, F, SD, S1, S2, SP, L1, L2, LP. All of these commands use locations 00FE and 00FF as an indirect pointer to memory; where a reference to "old" (or (OLD) in some cases) occurs, the former value remains in the memory pointer locations 00FE-00FF.

Note that in the second column of Table 5-1 we have provided you with the ASCII code for each instruction. Several of the commands do not have associated ASCII codes and use instead a computed "hash code." Hash codes are marked with an asterisk. You need not concern yourself with the means by which the hash code is determined, but you should note that SYM will display these values when the commands are entered with an incorrect syntax, i.e., if you make an error when entering these commands.

Table 5-2 provides you with a brief summary of the additional keys found on the on-board keyboard of the SYM-1. These are operational and special keys which do not generally have parameters associated with them, with the exception of the special user-function keys.

In the discussion of each monitor command which follows, the same basic format is followed. First, the appropriate segment of Table 5-1 is reproduced, for easy reference. Next, the command is described in some detail. Examples are used where they will make understanding the monitor command easier.

Because it is believed that most users of the SYM-1 will ultimately use a TTY to enter and obtain printouts of instruction strings, the remainder of Chapter 5 is designed to use the TTY keyboard function designations rather than those of the on-board keyboard. Remember, though, that both keyboards are functionally the same as far as SUPERMON is concerned. For this reason, we are also using a comma as a delimiter in the command string; the minus sign on the on-board keyboard (or, for that matter, on the TTY or CRT keyboard) may also be used for this purpose.

The examples provided were entered from a terminal device. When entering commands from the HKB, remember to use the (-) key instead of a comma to delimit parameters.

Table 5-1. SYM-1 COMMAND SUMMARY

Command							
HKB/TTY	ASCII	0	ı	2	3		
MEM M	4D	Memory Examine and modify, begin at (OLD)	Memory Examine and modify, begin at	Memory Search for byte (I), in locations (OLD) - (2)	Memory Search for byte (1), in locations (2) - (3)		
REG R	52	Examine and modify user registers PC, S,F,A,X,Y					
GO G	47	Restore all user registers and resume execution at PC	Restore user registers ex-cept PC = (1) S = FD, monitor return address is on stack				
VER V	56	Display 8 bytes with checksum be- ginning at (OLD)	Display 8 bytes with checksum be- ginning at (1)	Display (1)-(2), 8 bytes per line, with addresses and cumulative checksums			
DEP D	44	Deposit to memory, be- ginning at (OLD). CRLF/ address after 8 bytes, auto spacing	Deposit to memory, be- ginning at (1)				
CALC C	43		Calculate 0-(1) or two's complement of (1)	Calculate (1)-(2) or displacement	Calculate (1)+(2)-(3) or displacement with offset		
BMOV B	42				Move all of (2) thru (3) to (1) thru (1)+(3)-(2)		

Table 5-1. SYM-1 COMMAND SUMMARY (Continued)

Campani Catal							
Command			Number of Assoc		_		
HKB/TTY	ASCII	0	1	2	3		
JUMP J	4A		Restore user registers except PC entry (1) of JUN TABLE, S=FD, nitor return on stack	= MP			
SDBL SD	*10			Store high byte of (1) in (2) + 1 then lo byte of in (2), good for changing vectors	(1) I		
FILL F	46				Fill all of (2) - (3) with data byte (1)		
WP W	57		Write protect user RAM ac- cording to lo 3 digits of (1)				
LDI LI	*12	Load first KIM format record found into locations from which it was saved	Load KIM record with ID = (1) into locations from which it was saved	d(1) must = FF load first KIM record found, but start at location (2)			
LD2 L2	*13	Load first hi speed record found into locations from which it was saved	load hi speed record with ID = (1)		(1) must = FF load first hi speed record found into (2) - (3)		
LDP LP	*11	Load data in paper tape format. To signal end of file for tape without EOF record, type;00 CR in on-line mode.					
* HA	SHED	ASCII CODE	5-5	· · · · · · · · · · · · · · · · · · ·			

Table 5-1. SYM-1 Command Summary (Continued)

Command	Code		Number of Associated Parameters					
HKB/TTY	ASCII	0	1	2	3			
SAVP SP	*IC			Save data from locations (1) - (2) in paper tape format. To crea end of file record, unlock punch, switch to local mode, lock punch, type ;00 CR	te			
SAV1 SI	*1D				Save cassette tape locations (2) - (3) with ID = (1) KIM format			
SAV2 S2	*1E				Save cassette tape locations (2) - (3) with ID = (1) hi speed format			
EXEC E	45		Get monitor input from RAM, starting (1)	Get monitor input from RAM, starting (2) and store (1) for later use	Get monitor input from RAM, starting (3) and store (1) and (2) for later use.			

<sup>\*</sup> HASHED ASCII CODE

Table 5-2. OPERATIONAL AND SPECIAL KEY DEFINITION (ON-BOARD KEYBOARD ONLY)

	<del></del>	······································				
Key	ASCII or *Hash Code	Description/Use				
CR	OD	Carriage Return (terminates all command strings)				
+	2B	Advance eight bytes				
<u>-</u>	2D	Retreat eight bytes; also used to delimit parameters				
$\rightarrow$	3E	Advance one byte or register				
<b>←</b>	3C	Retreat one byte				
USRO	*14					
USRI	*15					
USR2	*16	All USR keys transmit the indicated Hash Code when entered as a command. The same hash codes can be				
USR3	*17	sent from another terminal by entering UO (two char acters, no spaces) through U7 as commands. These functions are not defined in SUPERMON and will cause the monitor to vector through the unrecognized command vector.				
USR4	*18					
USR5	*19	mand vector. See Chapter 9 for instructions o using this SUPERMON command feature to program				
USR6	*1A	your own special functions.				
USR7	*1B					
SHIFT	None	Next key entered is upper position of the selected key.				
RST	None	System RESET. System RAM reinitialized to default values				
DEBUG ON	None	Turn hardware Debug function "ON"				
DEBUG OFF	None	Turn hardware Debug function "OFF"				
ASCII	None	Next two keys entered (Hex) will be combined to form one ASCII character (e.g., SHIFT ASCII 4 D followed by a CR is the same as MEM followed by a carriage return).				

<sup>\*</sup> HASHED ASCII CODE

### 5.3 SYM-1 MONITOR COMMANDS

### 5.3.1 M (Display and/or Modify Memory)

Number of Associated Parameters								
0	1	2	3					
Memory Examine and modify, begin at (OLD)	Memory Examine and modify, begin at (1)	Memory Search for for byte (1), in lo- cations (OLD)-(2)	Memory Search for byte (1), in locations (2)-(3)					

The standard form for this command uses one parameter and is shown below.

### M addr CR

SUPERMON will then display the address and the byte contained in the location "addr." The following options are then available:

- 1. Enter 2 Hex digits: bb is replaced and the next address and byte are displayed.
- Enter single quote (from terminal) and any character: bb is replaced with the ASCII code for the entered character.
- Enter→or ← (>or < from terminal): bb is left unchanged and addr+1 or addr-1, with its contents, is displayed.</li>
- 4. Enter + or -: bb is left unchanged and addr+8 or addr-8 with its contents, is displayed.
- 5. Enter CR: Return to monitor command mode; bb unchanged.
- Another form of the display memory command uses no parameter as shown below:

### M CR

This will cause SYM-1 to resume memory examine and modify at (OLD).

 The same memory (M) key may be used to search for a particular byte in memory, using three parameters in this form;

### M bb,addr1,addr2 CR

This instructs the system to search for byte bb from addrl to addrl. When an occurrence of bb is found, the location and contents are displayed, and all of the standard **M** options described above become available. In addition, a "G" entered following any halt will continue the search.

# • Similarly, the two parameter sequence:

# M bb,addr CR

will resume memory search for byte bb from (OLD) to addr.

The following examples demonstrate the various uses of memory display/modify commands. Characters entered by the user are underlined.

## One Parameter

. <u>M</u> → 0215,88, →	Display memory location (OLD); return to Monitor
. <u>M A656)</u> A656,00√ <u>DA</u> A657,4D, <u>l</u>	Display memory location A656 Put some data there; return to Monitor
·M 2001 0200,20,4A 0201,86,4E 0202,88,4C 0203,20,1	Display memory location 200 Replace data with ASCII code for A Next location displayed; replace data with ASCII B Next location displayed; replace data with ASCII C Return to Monitor
0200 1 0200 41 , 2 0201 + 42 , 2 0202 + 43 , 0203 + 20 , 0204 + AF , 1	Display memory location 200 Display next location; data unchanged Display next location; data unchanged Use space bar for same purpose as arrow Return to Monitor
.M 0300 } 0300,84,≤ 02FF,88,≤ 02FE,44,≤	Display memory location 300 Display previous location; data unchanged
02FD, 8B, 1	Return to Monitor
. <u>m</u> <u>0200 }</u> 0200 <u>}</u> 0200,41,± 0208,F0,_ 0209,06,_	Display memory location 200 Advance 8 bytes and display memory Space used to advance one location; data unchanged
020A, 20, <u> </u>	Reverse 8 bytes and display memory Return to Monitor
, ∰ <u>0200)</u> 0200,41, <u>}</u> . ∰ 1 0200,41, <u>}</u>	Display memory location 200 Return to Monitor Display (OLD) which is still 200 Return to Monitor

# Two and Three Parameters

√M 9C+8000+8400J	Search for 6C in range 8000-8400
801F+4C+ <u></u>	-
8017,29,1	
• <del>↑ ↑</del>	
8017 29 10 FO 07 68 AA 68 28:D2	
0282	
.ტ <u>გე,8400↓</u>	Continue search
801F,6C,_	
8020 • F 6 • _	
8021,FF, <u>G</u>	Continue search
8026×6Cv_	
8027,F8, <u> </u>	
8028•FF• <u>3</u>	Halt search

# 5.3.2 R (Display and/or Modify User Registers)

Number of Associated Parameters					
0		2	3		
Examine and mod- ify user registers PC,S,F,A,X,Y					

• The only pre-defined form of this command is with no parameters, i.e.:

# R CR

As soon as the command is entered, the contents of the PC are displayed as follows: P 8B4A.

Using a forward arrow ( $\Rightarrow$  or >), you may examine the next register. Registers are displayed in the order PC, S, F, A, X, Y, with wrap-around (i.e., PC is displayed after Y). Each register except PC carries a Register Number on the display or TTY printout; S is R1, F is R2, A is R3, X is R4, and Y is R5 (see example below).

To modify the displayed register, enter two or four digits (four only in the case of the PC). The register will be automatically modified and the next will be displayed. A CR will cause control to return to the monitor for another command.

In the following example, we have modified the contents of the PC register to become 0200, and the A register to be set to 16. The other registers are not modified and at the conclusion of the complete register cycle and redisplay of PC, a CR is used to return to monitor command mode.

R1 FF, R1 FF, R2 00, R3 00, R4 00, R5 00, P 8B4A,	Display registers PC; space is used to advance S F A X Y PC re-displayed; return to Monitor
.R≥ P BB4A,0200 R1 FF,≥ R2 00,_ R3 00,16 R4 00,2	Alter PC = 200, A = 16

# 5.3.3 G (GO)

	Number of Associated	Parameters	
0	1	2	3
Restore all user registers and re- sume execution at PC	Restore user registers except PC = (1) S = FD; monitor return address is pushed onto stack		

• The GO command may be used with <u>no parameters</u> to restore all user registers and begin execution at PC:

## G CR

 With one parameter, the command will restore user registers except that PC is set to addr, S is set to FD and SUPERMON's return address is pushed onto the stack. Thus, if a subroutine return is executed, it will result in a return to monitor command mode (with the user's stack not saved). Its format is as follows:

# G addr CR

# 5.3.4 V (VERIFY)

Number of Associated Parameters						
0	<u> </u>	2	3			
Display 8 bytes with checksum be- ginning at (OLD)	Display 8 bytes with checksum beginning at (1)	Display (1)-(2),  8 bytes per line, with addresses and cumulative check- sums				

 With one parameter, this command will result in the display of 8 bytes beginning at addr, with checksum. The format is as follows:

## V addr CR

In this example, bytes stored in locations 200-207 are displayed, along with their checksum:

Note that on the on-board display, only the two-byte checksum will be visible.

The checksum is a 16-bit arithmetic sum of all of the data bytes displayed. The low byte is displayed on the data line, and the full checksum on the next. The address is not included in the checksum.

With no parameters, the command will display 8 bytes beginning at (OLD).

## V CR

.<u>V1</u> 0200 41 42 43 20 AF 88 C9 0B,F3 02F3

 With two parameters, the "V" command will display memory from addrl through addr2. Eight bytes per line are displayed, with cumulative checksums. A single byte checksum is included on each data line, and a final two-byte checksum is printed on a new line.

# V addrl,addr2 CR

.<u>V 8000,8015</u>}
8000 4C 7C 8B 20 FF 80 20 4A,5C
8008 81 20 71 81 4C 03 80 08,C6
8010 48 8A 48 BA BD 04,5B
085B

# 5.3.5 D (Deposit)

	Number of Associated	Parameters	
0	1	2	3
Deposit to memory, beginning at (OLD), CRLF/address after 8 bytes, auto spac- ing	Deposit to memory, beginning at (1)		

This command is used for entering data to memory from a terminal. With one parameter, this command instructs the system to output a CR and line feed and print addr. As each two-digit byte is entered, a space is output. If you enter a space (instead of a two-digit byte), you will cause two more spaces to be output, and that memory location will remain unchanged.

# D addr CR

 As with other commands, the "D" with no parameters will deposit beginning at (OLD).

# D CR

Notice that V and D line up, so that a line displayed with V may be altered with D, as shown below:

• <u>V 2001</u> 0200 A9 0209	ЗA	85	46	20	1.3	98	20,09
. <u>D.)</u> 0200 _ .V 200)	ΟÜ	_	45	_	<u>80</u>	<u>03</u>	7
0200 A9 0243	OD	85	45	20	80	03	20+43

Verify contents of 0200-0207

Checksum

Deposit memory from 0200; space to advance

Re-verify contents of 0200-0207

New checksum

# 5.3.6 C (Calculate)

Number of Associated Parameters				
0	1	2	3	
	Calculate 0-(1), the two's complement of (1)	Calculate (1)-(2) or displacement	Calculate (1)+(2)-(3) or displacement with offset	

This command is used to do Hexadecimal arithmetic. It is very useful in programming to compute branch operands required for SY6502 instructions.

With one parameter, it calculates 0 minus addr (i.e., the two's complement).

# C addr CR

With two parameters, the "C" command will calculate addr1 minus addr2 (i.e., displacement).

# C addr1, addr2 CR

• With three parameters, the "C" command will calculate addr1 plus addr2 minus addr3 (i.e., displacement with offset).

# C addr1,addr2,addr3 CR

# 5.3.7 B (Block Move in Memory)

	Number of Associa	ated Parameters	
0	1	2	3
			Move all of (2) thru (3) to (1) thru (1)+(3)-(2)

- This command is only defined for three parameters and is demonstrated by the following examples:
- ·B 200,300,3201

Move 300 thru 320 to 200 thru 220.

+B 200+220+250)

Move 220 thru 250 to 200 thru 230. No data is lost, even though the regions overlap.

·B 220,200,2301

Move 230 thru 200 to 250 thru 220. (Note that this move occurs in the opposite direction. No data is lost.)

# 5.3.8 J (JUMP)

Number of Associated Parameters				
0		2	3	
	Restore user registers except PC=entry (1) of JUMP TABLE, S=FD, monitor return pushed on stack			

This command is only defined for one parameter.

## Jn CR

The parameter, n, must be in the range 0-7. All user registers are restored, except PC is taken from the JUMP TABLE in System RAM, and S=FD. The monitor return address is pushed onto the stack.

(Because the monitor return is on the stack, a JUMP to a subroutine is allowable.)

Note also that certain useful default addresses are inserted in the JUMP TABLE at Reset. (See Memory Map.)

## 5.3.9 SD (Store Double Byte)

Number of Associated Parameters				
0	1	2	3	
		Store high byte of (1) in (2)+1 then low byte of (1) in (2). Good for changing vectors		

 This command is defined only for two parameters and is most useful for changing vectors.

## SD addrl,addr2 CR

The example below was used to enter the address of the Hex keyboard input routine into INVEC, in correct order (low byte-high byte). Note that this vector could not have been altered with M, because after one byte had been altered, the vector would have pointed to an invalid address.

#### .SD 89BE, A6611

# 5.3.10 F (Fill)

	Number of Associ	lated Parameters	
0	Ï	2	3
			Fill all of (2)-(3) with data byte (1)

• Defined only for three parameters, this command will fill the defined region of memory (addr1-addr2) with a specified byte (bb).

# F bb,addr1,addr2 CR

For example:

·F EA, 200, 300)

Fill the region 200 thru 300 with the byte EA, which is a NOP instruction.

# 5.3.11 ₩ (Write Protect)

	Number of Associated	l Parameters	
0	ı	2	3
	Write protect user RAM according to 3 digits of (1)		

 This command is defined for only one parameter. To unprotect all of user RAM, the command is:

# W 0 CR

Its general form is:

# $\mathbf{W} \ \mathbf{d}_1 \mathbf{d}_2 \mathbf{d}_3 \ \mathbf{CR}$

Where each of  $d_1$ ,  $d_2$ ,  $d_3$  are the digits 0 (unprotect) or 1 (protect).

 $d_1$  = 400-7FF IK above first K of RAM  $d_2$  = 800-BFF 2K above first K of RAM  $d_3$  = C00-FFF 3K above first K of RAM

# For example

-Ы <u>101)</u>

- 1 protect 400-7FF
- 0 unprotect 800-BFF 1 protect C00-FFF

Note that write protect applies to extended user RAM on-board, and also that it requires a jumper insertion (see Chapter 4).

# 5.3.12 E (Execute)

	Number of Assoc	ciated Parameters	
0	1	2	3
	Get monitor input from RAM, start-ing at (1)	Get monitor input from RAM, start- ing at (2) and store (1) for later use at A64C	Get monitor input from RAM, start- ing at (3) and store (1) and (2) for later user at A64E and A64C

• The standard form of the execute command uses one parameter.

# E addr CR

SUPERMON adjusts its INPUT vectors to receive its input from RAM, beginning at addr. It is assumed that the user has entered a string of ASCII codes into RAM locations beginning at addr, terminated by a byte containing 00. When 00 is encountered, input vectors will be restored. The easiest way to enter these codes is to use the M command with the single-quote option (Section 5.3.1).

When E is used with two or three parameters, the additional parameters will be stored in system RAM at A64C and A64E. It is the user's responsibility to interpret them. (Note that the E command is vectored; see Chapter 9.)

The sequence at 300 is part of a commonly used Calculate routine.

Notice that part of this C command came from RAM, and part was entered at the terminal.

## 5.4 CASSETTE AND PAPER TAPE COMMANDS

The SYM-1 handles cassette I/O in two formats, KIM-compatible format (8 bytes/sec), and SYM high-speed format (185 bytes/sec).

The S1 and L1 commands refer to KIM format, while the S2 and L2 commands refer to SYM high-speed format.

With each Save command you specify a two-digit ID, as well as starting and ending addresses. The ID, the addresses, and the contents of all memory locations from starting to ending address, inclusive, will be written to tape. Each Save command will create one RECORD.

You should be careful to assign unique ID's to different records on the same tape, and to label the tape with the ID's and addresses of all the records it contains.

While SYM is searching for a record or trying to synchronize to the tape, an "S" will be lit in the left-most digit of the display on the on-board keyboard. If the "S" does not turn off, SYM is unable to locate or to read the requested record.

# 5.4.1 S1, S2 (Save Cassette Tape)

<u>.</u>	Number of Associ	ated Parameters	
0	1	2	3
(S1)			Save cassette tape, locations (2) - (3) with ID = (1) in KIM format
(S2)			Save cassette tape, locations (2) - (3) with ID = (1) in High Speed format

 These commands are discussed together, as their syntax is identical. Recall that SI refers to KIM format while S2 refers to SYM high-speed format.

Both are defined only for three parameters.

# S2 bb,addr,addre CR

The first parameter is a 2-digit ID, which may be any value other than 00 or FF. It is followed by the starting address and the ending address. In the example below, all memory locations from 0200 thru 0280, inclusive are written to tape, and given the ID 05.

# ·S1 5·200·280}

# 5.4.2 L2 (Load High-Speed Format Record)

	Number of Associated Pa	rameters	
0	1	2	3
Load first Hi Speed record found into locations from which it was saved	Load Hi Speed record with ID = (1)		(1) must = FF. Load first Hi Speed record found into (2) - (3)

• The standard form of this command uses one parameter, as follows:

## L2 bb CR

The parameter bb is the ID of the record to be loaded. When found, the record will be loaded into memory, using the addresses saved in the record itself.

If the record bb is not the first high-speed record on the tape, the "S" light will go out as VIM reads through, but ignores, the preceding records. After each unselected record is read, the "S" will re-display.

 With no parameters (or a single parameter of zero), the instruction will load the first high-speed format record found, without regard to its ID, using the addresses saved in the record itself.

# L2 CR

or

# **L2 0 CR**

• The L2 command exists in a third form, using three parameters, as follows:

# L2 FF,addrl,addr2, CR

This usage will load a record into a different area of memory from where it was saved. The first parameter <u>must</u> be FF, followed by the requested starting and ending address. It is your responsibility to supply addr1 and addr2 such that their difference is the same as the difference of the addresses used to save the record.

# 5.4.3 L1 (Load KIM Format Record From Tape)

0	ı i	2	3
Load first KIM format record found into loca- tions from which it was saved	Load Kim record with ID = (1) into locations from which it was saved	(I) must = FF. Load first KIM record found, but start at location (2)	

- The L1 command, used with <u>zero or with one parameter</u>, is identical in syntax to the L2 command (see Section 5.4.2, above).
- With two parameters, the L1 command is used to load into a different region of the memory than that with which the record was saved.

## L1 FF,addr CR

The first parameter <u>must</u> be FF, followed by the requested starting address. No ending address is necessary, as the load operation will halt when the end of the record is found.

# 5.4.4 SP (Save Paper Tape)

	Number of As	sociated Parameters	
0	1	2	. 3
		Save data from locations (1) - (2) in paper tape format. To create end of file record, unlock punch, switch to local mode, lock punch, type ;00 CR	

 Defined only for two parameters, this command will output data from RAM in paper tape format (see Appendix D).

## SP addrl,addr2 CR

For example:

·SP 200 · 215 }

#10020034AB743B44BB44BB44BB44BB44BB44BB479A

#060210AC1BF49BD4BB03FD

# 5.4.5 LP (Load Paper Tape)

	Number of Associa	ated Parameters	
0	1	2	3
Load data in paper tape in format. To signal end of file for tape without EOF record, type ;00 CR in on-line mode			

 This command is defined for no parameters only. It will load memory with data in paper tape format (see Appendix D).

## LP CR

#### 5.5 USER-DEFINED FUNCTIONS

You may, as we have previously pointed out, write programs to be called from the on-board keyboard. You may do this by using any combination of command and number of parameters which is not already defined (e.g., B MOV with only two parameters) or by using any or all of the eight keys along the bottom two rows of the on-board keyboard (those labeled "USR 0" through "USR 7"). The exact means of implementing these special functions is discussed in detail in Chapter 9.

## 5.6 ERROR CODES

The SYM-I microcomputer system handles error codes in an interactive way, with codes being designed to be determined by the context in which the error occurs. No table of error conditions and their meanings is therefore provided with this manual, since these are context dependent.

However, you should be aware of the general method by which errors are handled by your SYM-1 system.

When your SUPERMON encounters an error of some type, it displays a 2-digit representation of the byte which was being processed when the error was detected. For example, if you attempt to carry out a CALC command with no parameters (and you haven't defined such a routine yourself as explained in Chapter 9), the system will display a "43." which is the ASCII representation for the "C" which represents the CALC function.

Similarly, if you attempt to use an ID of 00 or FF with either SAV1 or SAV2, the system will display the ID used in error.

After the "er" message is printed, a new prompt (decimal point) is displayed, and SUPERMON waits for a new command. Note that you do not need to RESET when an error condition occurs, since that results in System RAM being cleared and necessitates a re-start of your routine. It is also worth noting that when you carry out an EXEC command at the on-board keyboard the system does not halt when an error occurs; rather, it continues in the same fashion as if new commands were coming directly from the keyboard. The error condition therefore flashes too rapidly on the LED display for you to see it. Command sequences to be executed by EXEC should be pretested prior to such use.

Some fixed error codes do exist in the monitor. Four such codes are used in audio cassette operations and are defined in Table 5-3. Additionally, if in carrying out LD P, FILL or B MOV commands you either attempt to store data in a non-existent or WRITE-protected memory location or if during execution of one of these commands a memory error occurs, the LED display will show the number of locations read incorrectly. This number will always stop at "FF" if it exceeds that number, so that the display will have some intelligible meaning.

Table 5-3. ERROR CODES IN AUDIO CASSETTE OPERATIONS

Code Displayed	Meaning
2F	Last-character error. The last character in a tape record should be a 2F. If that is not the case, the system displays the error code shown.
СС	Checksum error. Usually indicates data transfer problems. Re-position the tape and try again.
FF	In KIM-I format loading, this error code means a non- Hexadecimal character has been encountered. This almost always means a synchronization error. Restart the procedure.
	In High-Speed format loading, a framing (i.e., synchronization) error is the cause. Restart the procedure.

The following examples provide some representative errors to enable you to become familiar with how they are reported on SYM-I using a TTY or CRT.

.₩ 111\* •F EA,300,400\* .<u>52</u> 200,280 ₽ ER 1E +<u>C</u> <u>A,230,500,</u> ER 2C .S2 FF + 200 + 280 ¥ ERFF .L2 AA,200,280) ER AA •M 6000 ₽ 6000,60,<u>F5</u>? 6001,60 y •D 8000 ¥ # 9000 FAA 0008 .D 200,280 ¥ ER 44 .F EA,5000,6000 ¥ ER FF

Memory location 400 write protected, therefore it could not be modified. One byte only in error.

S2 is not defined for two parameters. The hash code for S2 is IE.

Three parameters only permitted.

X is not a valid Hex digit.

ID may not be FF or 00.

ID must be FF.

No RAM at 6000, therefore it cannot be modified.

ROM at 8000, therefore it cannot be modified

Deposit not defined for 2 parameters. D = ASCII 44.

No RAM at locations 5000-6000, therefore no modification was possible. The number of bytes which were not correctly changed is greater than or equal to 255 (decimal).

#### CHAPTER 6

#### PROGRAMMING THE SYM-1

Creating a program on the SYM-I involves several steps. First, the input to the program and its desired output must be carefully defined. The flow of program logic is usually worked out graphically in the form of a flowchart. Next, the symbols on the flowchart are converted to assembly language instructions. These instructions are in turn translated into machine language, which is entered into memory and executed. If (as usual) the program does not run correctly the first time, you must debug it to uncover the errors in the program. This chapter illustrates the steps involved in creating a program to add two 16-bit binary numbers, and provides two other programming problems with suggested solutions. All three programs are designed to communicate basic programming principles and techniques and to demonstrate a programmer's approach to simple problems.

#### 6.I HARDWARE

All the sample programs listed here can be loaded and run on the basic SYM-1 with the minimum RAM. The only I/O devices required are the on-board keyboard and display.

If a printing or display terminal is available, by all means use it instead of the Hex keyboard provided. Both types are more comfortable for most users and allow much more data to be displayed at once.

Connect the terminal cable to the appropriate connector on the left edge of the card as described in Chapter 3. Verify that the switches on the terminal are set for full-duplex operation and no parity. The duplexing mode switch will usually be labelled HALF/FULL or H/F; the parity switch will be labelled EVEN/ODD/NO. If your terminal has a CRT, wait for it to warm up. To log on to a terminal, enter a "Q" immediately after reset.

## 6.2 DOUBLE-PRECISION ADDITION

Since the eight bits of the accumulator can represent positive values only in the range 0-255 (00-FF Hex), 255 is the largest sum that can be obtained by simply loading one 8-bit number into the accumulator and adding another. But by utilizing the Carry Flag, which is set to "1" whenever the result of an addition exceeds 255, multiple-byte numbers may be added and the results stored in memory. A 16-bit sum can represent values greater than 65,000 (up to FFFF Hex). Adding 16-bit rather than 8-bit numbers is called "double-precision" addition, using 24-bit numbers yields triple precision, etc.

## 6.2.1 Defining Program Flow

Flowcharting is an orderly way of representing a procedure. Much easier to follow than a list of instructions, a flowchart facilitates debugging and also serves as a handy reference when using a program written weeks or months earlier. Some common flowcharting symbols are shown in Figure 6-1, below.




Figure 6-1. COMMON FLOWCHARTING SYMBOLS

The object of our program is to add two 16-bit numbers, each stored in two bytes of RAM, and obtain a 16-bit result. The sequence of operations the processor must perform is shown in the flowchart in Figure 6-2.

To accomplish double-precision addition, first clear the Decimal Mode and the Carry Flags. (The addition is in binary, so the system must not be expecting decimal numbers. The Carry Flag is used in the program and must start at zero.) Load the low byte of the first 16-bit number into the accumulator and add the low order byte of the second number using an Add With Carry (ADC) command. The contents of the accumulator are the low order byte of the result. The Carry Flag is set if the low-byte sum was greater than FF (Hex).

You now store the accumulator contents in memory, load the high order byte of the first number into the accumulator, and add the high order byte of the second number. The ADC command automatically adds the carry bit if it is set. After the second addition, the contents of the accumulator are the high order byte of the result. The example below shows the addition of 384 and 128.

```
384 (0180 Hex)
            0001
                   0001
                         0000
      0000 0000 1000 0000
                                  128 (0080 Hex)
      Add low order bytes: (clear carry)
             1000
                   0000
                   0000
             1000
            0000 0000
Carry = 1
      Add high order bytes: (carry = 1)
             0000
                   0001
             0000
                   0000
                         CARRY
Carry = 0 \overline{0000}
   Result = 0000 \ 0010 \ 0000 \ 0000 = 512 \ (0200 \ Hex)
```




Figure 6-2. DOUBLE-PRECISION ADDITION FLOWCHART

# 6.2.2 Coding and "Hand Assembly"

Once you have flowcharted a program, you may "code" it onto a form like the one shown in Figure 6-3. SY6502 Microprocessor Assembly Language is described in Sections 4.3.3 and 4.3.4. Additional information is available in the Synertek "Programming Manual" for the 6500 family. Figure 6-4 shows the coding for our example.

The first step involves finding the SY6502 commands that correspond to the operations specified in the flowchart. A summary of the commands and their mnemonic codes is given in Table 4-7. Arbitrary labels were assigned to represent the addresses of the monitor, the two addends and the sum and entered in the operand field. As written, the assembly language program does not specify where in memory the program and data will be stored.

To store and execute the program, you must "assemble" it by translating the mnemonics into hexadecimal command codes and assign the program to a set of addresses in user RAM. Performing this procedure with pencil and paper, rather than with a special assembler program, is "hand assembly".

The SUPERMON monitor begins at Hex location 8000, and the addends and the sum have been arbitrarily assigned to locations 0301 through 0306. You should note that the high and low order bytes of a 16-bit number need not be stored in contiguous locations, although they are in this example.

The program will be stored beginning in location 0200, another arbitrary choice. Data and programs may be stored anywhere in user RAM. Columns B1, B2, and B3 represent the three possible bytes in any 6502 instruction. B1 always contains the Hexadecimal operation code. B2 and B3 represent the operand(s). Looking at the coding form, you can see that the CLD and CLC instructions each occupy one byte and that the LDA instruction occupies three bytes. On your instruction set summary card, you'll see that the LDA mnemonic represents several different operation codes depending on the addressing mode chosen. AD indicates absolute addressing and specifies a three-byte command. When all the operation codes and operands have been translated into pairs of Hex digits, the program is ready to be entered into memory and executed.

## 6.2.3 Entering and Executing the Program

The procedure for entering the double precision addition program is shown below.

YOU KEY IN	DISPLAY SHOWS	EXPLANATION
(RST)		
(CR)	SY1.0	
(MEM) 200 (CR)	0200.**.	Enter memory display and modify mode
D8	0201.**.	Store D8 in location 0200, advance to next location
18	0202.**.	Store 18 in location 0201, advance to next location
AD	0203.**.	•
02	0204.**.	•
03	0205.**.	•
6D	0206.**.	•
	•	
	•	
	. •	
80	Q217. <del>**</del> .	
(CR)	217.**	Exit memory display and modify mode

Page COMMENTS Figure 6-3. SAMPLE CONTAC FORM PROGRAMMER, PROGRAM DATE OPERAND SYNERTEK SYSTEMS CORPORATION MNEMONIC LABEL INSTRUCTIONS Bl B2 B3 ADDR 6-5

800

ACCE

205 208

202

102

ö

Page

PROGRAMMER

DATE

Second SECOND CLEAR DECHAL HODE FLAG (HODE = 0) LOAD HIGH CHUER BYTE, FIRST NUMBER LOAD LOW ORDER BYTE, FIRST NUMBER HIGH ORDER BYTE OF JECOND NUMBER LOW ORDER BUTE OF SECOND NUMBER FIRST NUMBER FIRST NUMBER ADD WITH CARRY, LOW CROSER. BYTE (CARRY-O. ADD WITH CARRY HIGH ORDER BYTE RESULT BYTE RESULT COMMENTS RESULT STORE LOW CREDER BYTE þ FLA6 BRANCH TO HONITOR LOW GROER BYTE OF STORE HIGH ORDER HIGH ORDER BYTE HIGH CRUCK BYTE CLEAR CARRY ADD ROUTINE DUAL - PRECISION OPERAND START **\$** 303 \$ 305 \$ 305 # w # #301 IR F. F. 77 H 1 MNEMONIC ADC. 4D4 407 20 270 57.4 ADC 57.7 JHP Ħ 11 11 Ħ LABEL 77 13 1 HZ Ì 60 60 Š ĝ ö g 8 INSTRUCTIONS B2 | B3 60 0 00 20 8 ò ò £ 63 Bl es 4 8 Ó 4 8 ଚ

Byre OF RESULT

LOW ORDER MONITOR FLAUTH 6-4. DUAL-PRECISION AND ROLLTINE

**\*** 8000 306

START

8000

306

305

304

Ą

**1**3

303

305

301

人とかられる

NUMBER

412

306

203

The program is now entered. Examine each location to make sure that all values are correct. Then store the addend values in locations 0301-0304 as shown below. We'll use the numbers that were used in the example in Section 6.2.1, 0180 (Hex) and 0080 (Hex).

YOU KEY IN	DISPLAY SHOWS	EXPLANATION
(MEM) 301 (CR) 01 80 00 80	0301.**, 0302.**, 0303.**, 0304.**,	Enter high order byte, first addend Enter low order byte, first addend Enter high order byte, second addend Enter low order byte, second addend
(CR)	305 <b>.**</b>	

To execute the program, enter the command shown below.

YOU KEY IN	DISPLAY SHOWS	EXPLANATION
(GO) 200 (CR)	g 200.	Execute program starting at lo- cation 0200.

Now use MEM to examine locations 0305 and 0306. Verify that they are high and low order bytes of the result, 02 and 00. If you find other data at these locations, you will be pleased to know that the next section of this chapter tells you how to debug the program.

## 6.2.4 Debugging Methods

The first step in debugging is to make sure that the program and data have been entered correctly. Use the MEM command to examine the program starting address, and use the right-pointing arrow key to advance one location at a time and verify that the contents of each are correct. If you have a terminal, you can generate a listing by entering an SP command without turning on the tape punch or by using the VER command. Also examine the locations that contain the initial data.

If the program and data are correct, but the program still does not execute properly, you may want to use the SYM-I DEBUG function. If DEBUG is ON when the execute (GO) command is entered, the program will execute the first instruction, then return control to the monitor. The address on the display will be the address of the first byte of the next instruction. If you again press GO (CR) to execute (do not specify an address this time), the computer will execute the next instruction, then halt as before. The program may be executed one step at a time in this manner.

By entering a non-zero Trace Velocity (at location A656), execution will automatically resume after a pause during which the Accumulator is displayed. Depress any key to halt automatic resumption.

After certain instructions, you will want to examine the contents of memory locations or registers. Use the MEM or REG commands, then resume operation by entering another GO command.

To examine the Carry Flag after the low order addition, for example, use the REG command as shown below.

YOU KEY IN	DISPLAY SHOWS	EXPLANATION
(ON)	unimportant	Turn DEBUG function ON
(GO) 200 (CR)	0201.2 .	Execute D8 instruction
(GO) (CR)	0202.2 .	Execute 18 instruction
(GO) (CR)	0205.2 .	Execute AD instruction
(GO) (CR)	0208.2 .	Execute 6D instruction, low order add with carry
(REG) (CR)	P 0208.	Program Counter
	rl Fd.	Stack pointer
	r2 63.	Status register
(CR)	2 63.	End register examination
(GO) (CR)	020B.2 .	Execute 8D instruction
	•	

The Carry Flag is the lowest (rightmost) bit of the Status Register. To determine whether the flag was set, convert the Hex digits 63 to binary. The result of this conversion is 0110 0011, and since the low bit is "1", this confirms that the sum of the two low order bytes was greater than 255 (FF Hex).

You may turn the DEBUG switch OFF after any instruction. When you next press GO, the program will finish executing.

Since reading from or writing to any I/O port is the same as reading from or writing to a memory location, the DEBUG feature may also be used to debug I/O operations. When the port address is examined with a MEM command, the two Hex digits that represent data indicate the status of each line of the port. For example, if the value C2 is displayed, pin status is as follows:

For more advanced debugging techniques, including how to write and use your own trace routines, see Sections 9.5 and 9.6.

You now know how to code, enter, and debug programs on the SYM-1. Let's go look at two more examples that illustrate useful programming concepts.

## 6.3 CONDITIONAL TESTING

Most useful computer programs don't go in straight lines — they don't simply execute a series of instructions in consecutive memory locations. They  $\underline{do}$  perform different operations for different data by testing data words and jumping to different locations depending on the results of the test. Typical tests answer the following kinds of questions:

- 1. Is a selected bit of a specified data word a 1 or a 0?
- Is a specified data word set to a selected ASCII character or numeric value?


The sample program discussed below will answer question "1". It can be patched easily to answer question "2". You can use the principles you learn in the first two examples to make many more complicated tests.

# Bit Testing

This sample program looks at the word in Hex location 31 and tests bit 3. If bit 3 is set to one, it jumps to location 8972; if bit 3 is zero, it returns to the executive. Location 8972 is a monitor subroutine that makes the SYM-1 go "beep".

The only problem involved is in isolating bit 3. The simplest way is to use a mask — a word in memory with bit 3 set and none other. If we logically AND the mask with the sample word, the resultant value will be zero if bit 3 was zero and non-zero otherwise. The BIT test performs the AND and tests the value without altering the state of the accumulator.

Here is the flow chart. The code is in Figure 6-5. The mask (F7 Hex) is in location 30, the test value in location 31.



## Hint

If you wish to test bit 0 or bit 7 of a byte, you need not use a mask. Simply use a shift operation to place the selected bit in the CARRY status bit and use a BCC or BCS to test CARRY. This saves one or more program locations. Note that it alters the accumulator - you may have to shift it back for later processing.

# Character, Value, or Magnitude Testing

To test whether a byte is exactly equal to an ASCII character or a value, use the Compare command or first set a mask location exactly equal to the character or value. Then use the EOR command to find the exclusive OR of the two values and test the result for zero. It will be zero if and only if the values were identical. Note that this destroys the test value -- keep another copy of it if you must use it again.

To test whether a byte is greater, equal to, or less than a given value, use the Compare command or set a mask to the test values and subtract it from the test value. The test value will be destroyed. Test the result to see whether it is positive, negative, or zero (this takes two sequential tests) and skip accordingly. Try writing a program that makes a series of magnitude tests to determine whether a given byte is an ASCII control character (0-1F Hex), punctuation mark, number, or letter. The values of the ASCII character set are listed on the summary instruction card.

SYNERTEK SYSTEMS CORPORATION

PROGRAMMER.

PROGRAM

ŏ

Page

DATE

TEST ROUTINE

8173

			Γ						Γ			<u> </u>				<u> </u>	
COMMENTS	BIT 3 MASK	(USE DIFFERENT MALUES)		GET HASK	COMPARE AND SET ZERO BIT	NO BIT, RETURN	DEEP ANNUNCIATOR	RETURN									
OPERAND				MASK	7.5.57	HOME	BEEP										
MNEMONIC				407	B/r	360	JHP	RT5	1					:			
LABEL	MASK	TEST					. —	HOME									
IONS B3		-					8									 	
INSTRUCTIONS B1   B2   B3				30	3/	03	72								!		
INST	8	×		49	24	FØ	4C	60									
ADDR	30	31		200	202	204	206	209									

Figure 6-5. BIT 3 TEST ROUTINE

#### 6.4 MULTIPLICATION

The sample program described here multiplies two one-byte unsigned integers and stores the results in two bytes. Note that in any base of two or more, the product of two numbers may be as long as the sum of the lengths of the numbers. In decimal,  $99 \times 99 = 9801$ ; in Hex FF X FF= FE01.

Since many programs will involve multiplication, it is not good practice to write a multiplication routine every time the need comes up. The sample is set up as a subroutine to allow it to be used by many programs. Serious programmers will usually wind up with libraries of subroutines specialized for their applications.

## How to Multiply

Multiplication is normally introduced to students as a form of sequential addition. Humans can in fact multiply 22 (decimal) by 13 by performing an addition:

$$22 + 22 + 22 \dots 22 = 286$$

This technique is of course foolish -- it involves a lot of work and a high probability of error. It would be easy to write a program that would multiply this way (try it) but it would be a terrible waste of time.

How then to multiply? We could use a table. Humans use memorized tables that work up to about 10 X 10:

$$7 \times 8 = 56$$

Humans cannot, however, remember well enough to know that:

$$22 \times 13 = 286$$

Computers, of course, can "remember" an arbitrarily large table. But the table for the problem at hand would have FFFF entries, which is far too many for practicality.

Humans solve the problem by breaking the multiplication down into smaller steps. We multiply one factor, one digit at a time, by each digit of the other factor in turn. Then we shift some of the partial products to the left and add:

We would multiply the binary equivalents of the numbers the same way:




Figure 6-6. GENERAL MULTIPLICATION FLOWCHART

A little figuring will verify that the result is correct. Note that the "tables" for multiplying binary numbers by a single digit are very simple — a number times one is itself; a number times zero is zero. We can multiply, then, by using a series of additions and shifts, as shown in the flow chart below. The first factor is eight bits long; the second is extended to two bytes (the high-order byte is zero), and the result goes into two bytes set initially to zero. The flowchart in Figure 6-6 is general and not suitable for direct coding.

This procedure could be coded quite easily. Each bit test on the first factor could be made with a different mask as shown in the previous example. Note, however, that the same basic set of instructions is repeated eight times, wasting memory space. A more efficient routine would loop over the same code eight times.

The more efficient routine could also use eight masks, but there's a simpler way. Simply shift the factor to the left once per addition. The bit to be tested will wind up in the CARRY indicator, and we can simply test that. Figure 6-7 is a more formal flowchart of the multiply routine as it is coded that it includes the coding details. The coding chart is shown in Figure 6-8.

# Testing

The listing below shows one way to key in the program. The code occupies the RAM space from 200 to 222 Hex. The factor come from locations 21 and 22; the product goes to locations 23 and 24.

Note that the original factors are destroyed by the routine. If it is necessary to preserve them for other subroutines, simply copy them into unused memory locations and perform the multiplication on the copies.

#### Division

Try to write a parallel routine for performing integer division that divides a two-byte quotient and a two-byte remainder. You may wish to test the remainder and, if its MSB is one, round the result by incrementing the quotient.

#### Arithmetic

The examples given so far show some basic integer arithmetic techniques. They may be expanded easily for double-precision operation. (Multiply two bytes by two bytes for a four-bit product. Use double-precision addition and fifteen shifts instead of seven.)

# MULTIPLIER = P MULTIPLICAND - Q IS BIT O OF P = 1? NO YES ADD TO OUTPUT SHIFT Q ONE BIT LEFT IS BIT 1 OF P = 1? NO YES ADD Q TO OUTPUT SHIFT Q ONE BIT LEFT

Figure 6-7. DETAILED MULTIPLICATION FLOWCHART

(etc., through bit 7)



PROGRAM	PROGRAMA	DATE
SYSTEMS CORPORATION		

PROGRAMMER

DATE

SINGLE - PRECISION MULTIPLY ROUTHE

		1		$\neg$	 Т	7	Τ			一	$\overline{}$	T	7	Т		Т	_			7	$\neg$
COMMENTS	ZERO ACCUMULATOR	SET TEMPORARY STORAGE LOCATION (20) TO ZERO	" LOW BYTE RESULT " (23) " "	" (416M " " (24) ""	SET X TO B TO GOWI SHIFTS	SHIFT FACTOR RIGHT	IF CARRY TO SKIP ADIMON, GO TO ZERBIT	CLETIR CARRY	GET LOW BITE ASSEMBLED SO FAR	ADD CURRENT TERM	SAVE LIPONTED LOW BITE	GET HIGH BYTE ASSEMBLED SOFAR	ADD CLIREBUT TERM	SAVE UPWATED HI BYTE	SHIF LEFT FOR NEXT ADOITION	SHIFT HIGH BYTE LEFT (ENTER CARRY)	DECREMENT INDEX REGISTER (COUNT ADDS)	IFX >0, GO BACK AND DO NEXT ADD	DONE : GO BACK TO CALLING ROUTING		
OPERAND	#0	(VH) (ZO)	OUTLD (23)	OUTH! (24)	#8	(N2 (22)	ZERBIT (+D)		00,740	INI	01710	OUTHI	TEMPHI	047.41	INI	/NH/		MORE			
MNEMONIC	W27	57.4	57.4	57.4	XQ7	72Y	Bcc.	272	407	ADC	57.4	707	ADC	57.8	A5L	R04	DEX	BNE	R7.3		
LABEL	HULTI					MORE								:	ZERBIT						
ONS							. == .										-				
INSTRUCTIONS B1 82 B3		20	23	24	80	22	00		23	12	23	42	20	24	/2	8		83			
INST	49	85	85	85	12	46	90	8/	38	65	85	AS	65	85	90	26	CA	Do	60		
ADDR	8	202	204	206	208	ZOA.	20C	302	205	1/2	2/3	2/5	217	219	2/8	212	215	220	222		

Figure 6-8. SINGLE-PRECISION MULTIPLY ROUTINE

#### CHAPTER 7

## OSCILLOSCOPE OUTPUT FEATURE

#### 7.1 INTRODUCTION

Your SYM-I module is hardware-equipped to allow you to use an ordinary oscilloscope as a display device. In this section, we will describe the hardware and connections between the system and the oscilloscope and also provide a listing of a software driver for this output. This listing is just one way of handling the oscilloscope output; you may wish to modify it or develop your own.

## 7.2 OPERATION OF OSCILLOSCOPE OUTPUT

The circuitry shown in the detail on the schematic (Figure 4-9) enables the SYM to output alphanumeric characters to an oscilloscope. The circuitry is adapted from a published schematic and was included on the SYM to help relieve the bottleneck found on most single-board computers, i.e., the 7 segment displays. Many things can be done with the scope-out circuit, like displaying alphanumeric characters, bar graphs, and game displays. The alphanumeric output is usually organized as 16 or 32 characters, each character being a 5-by-7 dot matrix. The characters could be English, Greek or Cuneiform, or could even be stick-men, cars, dog houses, or laser guns.

The "video" signal from the collector of Q10, is 3V peak-to-peak with a cycle time of about 50 ms (using the suggested software driver included in section 7.3). The sync pulse which begins the line should synchronize all triggered sweep scopes and most recurrent sweep scopes. In the driver which follows, sync could be brought out on a separate pin by replacing the code from SYNC to CHAR with a routine that would output a pulse on PB4 or some other output line.

#### 7.2.1 Connection Procedures

Connect the oscilloscope vertical input to pin R on connector AA ("scope out") and connect scope ground to pin I of connector AA (SYM ground). Start the software and adjust the scope for the stable 32-character display. If the sync pulse was output on PB4, connect the scope's trigger to pin 4 of connector AA.

## 7.2.2 Circuit Operation

The operation of the circuit is simple. Basically, the circuit is a sawtooth waveform generator whose output is sometimes the sawtooth and sometimes ground. The sawtooth is generated by the current source, Q9-Q17-R42-R43, charging C9. When C9 gets up to about 3V the discharge path, Q19-Q18-R41-R44, shorts it back to ground due to a pulse sent out by CA-2. The sawtooth waveform is shown below and forms the columns of the display.

By pulling the sawtooth to ground with Q10 any columns or portions thereof can be "removed" from the display. The result of this can be seen below:



The sawtooth is pulled to ground by bringing CB-2 high.

Because Q10 in the "ON" state will cause loading of C9 (thru R45) and C9 will charge a little more slowly, the time for a "dark" column should be slightly longer than for a "light" column.

If more than 8 vertical dots are desired, the charging rate of C9 must be slowed by lowering the charging current. R42 controls the charging current and can be increased up to about 10K before the loading effects of R45 get completely out of hand.

## 7.3 USING OUR SOFTWARE

The program listing in Table 7-1 is one way of handling oscilloscope output. After entering the program and character table and attaching an oscilloscope to the scope output, enter the following commands:


#### Comments

.SD 500, A670(CR)	Change	SCANVEC.	(DISPLAY	<b>GOES</b>	BLANK)
	Change	OUTVEC.			
. <u>SD</u> 560, A661(CR)	Change	INVEC.			

Now enter any stream of characters from the HKB to fill SCPBUF.

Put the scope input on AC couple and the trigger on DC couple. Adjust the time base, attenuation, and trigger until the display becomes readable. If your screen is very small, you may wish to change the number of characters per line by adjusting the value at location \$0506.

Example: Creating translation table for scope driver.



Dot

Each byte corresponds to a single column, with each bit corresponding to a single dot.

sigma = \$C6, \$AA, \$92, \$82, \$C6

Bit Ø is always Ø to raise the character off of the Ground line.

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING

		14010 / 11	OJCIELOJC	OIL COIFUI DRIV	ER SOFTWARE EBTING
LINE	# LOC	CODE	LINE		
0002	0000		# SCOPE	LINE DRIVER 05	701778
0003	0000		# USES	CHARACTER SET I	N TABLE SYMBLS
0004	0000			TES PER CHAR	
0005	0000		# ENTRY	/ 'LINE' IS ANAL	OGOUS TO 'SCAND'
0006	0000				AND HOOUT INTERFACE TO HEX KB
0007	0000			SET PROVIDED IS	
8000	0000				TABLE IN MONITOR ROM
0009	0000				SS A MAX OF 51 CHARS
0010	0000		TXTSHV		
0011	0000		SCNVEC GETKEY		
0013	0000		KEYQ	=\$8923	
0014	0000		SAVER		
0015	0000		BEEPP3		
0016	0000		ASCIMI		
0017	0000		RESALL		
0018	0000		PCR3	=\$ACOC	*CA2*CB2 = SCOPE
0019	0000		TXTCTR	#\$03FE	
0020	0000		COLCTR	=\$03FF	
0021	0000		TEXT	=\$A600	SCOPE BUFFER IN SYS RAM
0022	0000		SYMBLS	≈\$0400	CHARACTER TABLE
0023	0000			<b>*</b> #\$500	
0024	0500	A9 EE	LINE	LDA #\$EE	IDISCHARGE CAP
0025	0502	8D OC AC		STA PCR3	
0026	0505	A9 21		LBA #32+1	## CHARS PER LINE
0027	0507	8D FE 03	0.505.00	STA TXTCTR	ACHADOS GAD EDE OVAN
0028 0029	050A 050C	A9 CC 8D OC AC	SYNC	LDA ##CC STA PCR3	CHARGE CAP FOR SYNC
0029	050F	AS EA	L.DL.Y	LDX #\$EA	FLONG DELAY !
0031	0511	CA CA	<u> </u>	DEX	AUGMO METHAL :
0032	0512	DO FE		BNE LDLY+1	
0033		CE FE 03	CHAR	DEC TXTCTR	LOOP HERE FOR CHAR
0034	0517	AE FE 03		LDX TXTCTR	
0035	051A	DO 03		BNE POIMEG	
0036	Q51C	4C 23 89	EXIT	JMP KEYQ	SCAN KB AND RETURN
0037	051F		<b>\$</b>		
0038	051F	BD FF A5	POIMEG	LDA TEXI-LOX	POINTER MANUFACTURER
0039	0522	04		ASL A	SPTR X 4 + PTR
0040	0523	0A		ASL A	
0041	0524	18		CLC	
0042	0525	70 FF A5		ADC TEXT-1/X	MULT'PY BY 5
0043	0528	AA AB AZ		TAX	
0044	0529 0529	A9 06		LDA #6	
0045 0046	052B 052E	8D FF 03 A9 EE	COLUMN	STA COLOTR LDA #\$EE	FLOOP HERE FOR COL'S
0047	0530	8D OC AC	COLUMN	STA PORS	*DISCHARGE CAP
0048	0533	CE FF 03		DEC COLCTR	
0049	0536	30 DC		BMI CHAR	#BRANCH IF DONE W/6 COL'S
0050	0538	DO 02		BNE COLUP	and the second s
0051	053A	A2 00		LDX #0	FINTER CHAR SPACE
0052	053C	A9 EC	COLUP	LDA ##EC	START RAMP UP
0053	053E	90 OC AC		STA PCR3	BUT HOLD DOT DOWN
0054	0541	E8		INX	FNEXT COL
0055	0542	8A		TXA	FSAVE X
0056	0543	48		PHA	

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING (Continued)

LINE	# LOC		co)	DE		LINE			
0057	0544	BD	FF	03			LOA	SYMBLS-1.X	FOET COL
0058	0547		08	W 767			LDY		COUNT DOTS
0059	0549	88				por	DEY		
0060	054A	30	0F				BMI	CLEAN	
0061	0540	4A					LSR	A	FNEXT DOT IN CARRY
0062	0540	130	04					LIGHT	#C SET = LIGHT, C CLEAR = DAR
9063	054F	A2	EC			DARK	KŒ,J	#\$EC	FPUEL OUTPUT LOW
0064	0551	DO	0.5					*+4	
0065	0553		cc			LIGHT		##CC	FOUTPUT FOLLWS RAMP UP
0066	0555		OC.					PCR3	
0067	0558	4C	49	05			JMF	DOT	
0068	055B	68			(	CLEAN	PLA		#RESTORE X
0069	0550	AΑ					TAX		
0070	0550	4C	25	05			JMF	COLUMN	
0071	0560					Ŷ			
0072	0560					ÿ			
0073	0560		ΑF			HKEY		GETKEY	
0074	0563		88	81	5	SCPBSP		SAVER	FILL SCPBUF FROM ASCII IN A
0075	0566	29						非维罗斯	
0076	0568	09						#\$07	#BELL?
0077	056A	$p_0$						MRELL	
0078	0560	4C	75	89				BEEPP3	•
0079	056F					) SEARC			MONITOR ROM
0080	056F	A2				NBELL		##36	
0081	0571		EE	8B	(	0002		ASCIMI*X	
0082	0574	FO	06				BEQ	GOTX	
0083	0576	CA					DEX		
0084	0577	$\mathfrak{H}()$	F8		.—		BME	0002	
0085	0579	4C	CA	81			JMP	RESALL	ANOT IN TABLE
6800	0570	CA			(	GOTX	DEX		
0087	0520	84					TXA		
9880	057E	C9	038				CMP	#\$0B	*TABLE NOT CONTINUOUS
0089	0580	90	03					GOOD	
0090	0582	38					SEC		
0091	0583	E9	05				SRC	#5	YTTUNITMOSELG TEULGA¥
0092	0585	CA			(	GOOD	$\mathfrak{D}EX$		
0093	0586	50	06	86			ARL	TXTSHV	FSHOVE SCPBUF DOWN
0094	0589		C4					RESALL	
0095	0580	20	<b>43</b>	05	H	HUQUT	JSR	SCPDSP	FCHAR TO SCPBUF AND SINGLE SCA
0096	058F	4 C	6F	A6			JMF	SCAVED	
A 25 ( C.29)	A 65 45 45						60.5 6.7	•	

.END

0097 0592

### Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING (Continued)

```
; 8X5 MATRIX CHAR SET FOR SCOPE LINE DRIVER
* CONTAINS ALL HEX KB CHARS
* FIRST BYTE OF TABLE MUST BE OO
 EACH CHAR : FIRST BYTE = LEFTMOST COLUMN,
              MSB = TOP DOT, LSB = 0, BIT 1 = BOTTOM DOT
*=$400 FPAGE 4 ALLOCATED TO CHARACTER SET
.BYT $00,$70,$92,$A2,$70 $ZERO
.BYT $00,842,$FE,$02,$00
                          #ONE
、BYT $4E,$92,$92,$92,$62 9T切り
BYT $44,$82,$92,$92,$60 $THREE
.BYT $18,$28,$48,$FE,$08
                          #FOUR
.BYT $E4,$A2,$A2,$A2,$A2,$90
                         ∌FIVE
BYY $30,452,492,492,400
                          FSIX
$BYY $86,$88,$90,$A0,$C0
                          # SEVEN
,BYT $860,$92,$92,$92,$60
                          #EIGHT
BYT $60, $92, $92, $94, $78 ININE
.BYT $3E,$50,$90,$50,$3E $A
BYT $00,$1E,$85,$46,$32 $C/R
.BYT $10,$10,$10,$10,$10 }DASH
,BYT $82,$44,$28,$10,$00
                         ⇒RTOHT ARROW
ABYT SFEYSFEYSFEYSFEYSFE
                          9 SH
BYT $70,$82,$82,$8A,$4E $6
.BYT #FE,#90,#98,#94,#62
,BYT $FE,$40,$30,$40,$FE
.BYT $FE,$02,$02,$02,$02,$02
,BYT $44,$A2,$92,$8A,$44
                          182
.BYT $80,$80,$80,$80,$80
                          #U0
BYT $02,$02,$02,$02,$02,$02 }U1
,BYT $82,$82,$82,$82,$82
                          6112
.BYT $FE,$00,$00,$00,$00,$00 ;U3
*BYT $FE,$00,$00,$00,$FE $U4
.BYT $1E,$12,$12,$12,$12,$1E
                          9 US
,BYT 4FO,490,490,490,4FO
                          106
.BYT $80,$80,$80,$80,$F0 $U7
$BYT $04,$02,$02,$02,$FC
$BYT $E0,$18,$06,$18,$E0
·BYT $FF, $FF, $FF, $FF
                          #ASCII
.BYT #FE, #92, #92, #92, #60
                          яB
.BYT $70,$82,$82,$82,$44 ;C
.BYT $FE.$82,$82,$82,$82,$70 $D
.BYT $FE,$92,$92,$82,$82 }E
.BYT $FE,$90,$90,$80,$80,$F
BYT $44,$A2,$92,$8A,$44 JSD
.BYT $10,$10,$70,$10,$10 ;+
.BYT $00,$10,$28,$44,$82 $<
.BYT $00,$00,$00,$00,$00 ;SH
,BYT #FE, $02, $02, $02, $02, $CP
.BYT $44,$A2,$92,$8A,$44 ;SP
.BYT $FE,$04,$08,$04,$FE ;W
.BYT $FE,$02,$02,$02,$02,$02 $L1
BYT $44,$A2,$92,$8A,$44 $51
.BYT $00,$06,$06,$00,$00 | DECIMAL
.BYT $00,$00,$00,$00,$00 FBLANK
.BYT $40,$80,$8A,$90,$60 ;QUESTION
→BYT $FE,$90,$90,$90,$60 $F
*END
```

#### CHAPTER 8

#### SYSTEM EXPANSION

This chapter discusses the means by which you can expand your SYM-1 microcomputer system by adding memory and peripheral devices to its basic configuration. By now, you realize that data access, whether from RAM, PROM or ROM is a function of addressing interface devices (i.e., 6522's and 6532). Hardware has been built into your SYM-1 module to allow large-scale expansion of the system. A thorough understanding of the SYM-1 System Memory Map (Figure 4-10) will aid considerably in understanding how to expand your system.

### **8.1 MEMORY EXPANSION**

Your SYM-1 module comes equipped with 1K of on-board RAM. It also contains all address decoding logic required to support an additional 3K on-board with no changes by you. In other words, to add 3K of on-board RAM, all you need to do is purchase additional SY2114 devices and plug them into the sockets provided on your board. Your PC board is marked for easy identification of 1K memory blocks. RO equals the lower 1K block and R3 equals the upper 1K block. LO means low order data lines (D0-D3) and HI means high order data lines (D4-D7).

You will recall that the lowest 8K memory locations are defined by an address decoder included on your SYM-1 module (a 74LS138). The eight outputs of this decoder  $(\overline{00}-\overline{1C})$  each define a 1K block of addresses in the lowest 8K of the Memory Map. Four of the outputs  $(\overline{00},\overline{04},\overline{08},\overline{0C})$  are used to select the on-board static RAM. The remaining four outputs  $(\overline{10},\overline{14},\overline{18},\overline{1C})$  are used to interface to the Application Connector (Connector "A"), where you can use them to add another 4K of off-board memory. Again, no external decoding logic is required. By this simple means, you can convert your SYM-1 module into an 8K device quickly. Figure 8-1 shows you how to interface these decode lines at the connector for your SYM-1 system.

To go beyond this 8K size, conceivably up to the maximum 65K addressability limit of the SYM CPU, you could build or buy an additional memory board with on-board decoding logic. In this case, you will use the Expansion Connector (Connector "E") in a manner shown schematically in Figure 8-2. Note that the three high-order address bits (AB13-AB15) not used in the earlier expansion are brought to this connector as shown. These are then used with a decoder to create outputs MO through M7, which in turn are used to select and de-select additional decoders (line receivers). You need add only as many decoders (one for each 8K block of memory) as you need for the expansion you require.

Incidentally, the line receivers shown in Figure 8-2 are provided for electrical reasons. There are loading limitations on the address bus lines of the 6502 CPU, which require the insertion of these receivers. (For your information, each 6502 address line is capable of driving one standard TTL load and 130pf of capacity.)

You should make a careful study of the loading limitations of the required SYM-I lines before deciding on memory expansion size and devices. It is likely you will want to use additional buffer circuits to attain "cleaner" operation of your expanded memory in conjunction with your SYM-I system.

# 4K MEMORY EXPANSION




Figure 8-1. 4K MEMORY EXPANSION




Figure 8-2. MEMORY - I/O EXPANSION TO 65K

### 8.2 PERIPHERAL EXPANSION

As you already know, the SYM-1 microcomputer system includes 51 I/O lines. This means, theoretically, that you could drive as many as 51 peripheral lines (plus 4 control lines) with your SYM-1.

Using either Application Connector ("A" or "AA"), you can add most commercially available printers or other devices requiring parallel interfaces, although you will have to create your own software driver for the printer. Since the provision of that driver is, to some extent, dependent upon the printer you purchase, we do not attempt to discuss the implementation of the software in this manual.

You can expand your SYM-1 system's peripheral I/O capability easily and quickly merely by installing an additional SY6522 in the socket provided for that device. This will give you 16 additional on-board data lines with no requirement for additional work (beyond the software driver) on your part. To go beyond that level, you must use the Expansion Port (Connector "E") described earlier.

Again, we emphasize that the proper understanding and use of the Memory Map in Figure 4-10 will allow you to use your imagination in expanding the I/O capability of your SYM-1 system. Its flexibility is extremely broad and the fact that all I/O and memory are handled as an addressing function allows you expandability to the full capability of the 6502 CPU itself.

### CHAPTER 9

# ADVANCED MONITOR AND PROGRAMMING TECHNIQUES

This chapter contains information which you will find useful as you explore the more sophisticated capabilities of your versatile SYM-1 microcomputer system. As we have pointed out many times, the SYM-1 is the most flexible and expandable monitor of its kind. The SUPERMON monitor uses transfer vectors and other techniques to allow you to modify its operation, and these are provided in detail in this chapter. In addition, the extended use of debug and trace facilities, which are invaluable tools as your programming skill advances, are explained. The use of the Hex keyboard provided on your SYM-1 for configurations using a printer (or other serial device) without a keyboard is also described. And last, an example and discussion of extending SUPERMON's command repertoire.

## 9.1 MONITOR FLOW

SUPERMON is the 4K byte monitor program supplied with your SYM-1. It resides in locations 8000-8FFF on a single ROM chip. It shares the stack with user programs and uses locations 00F8-00FF in Page Zero. In addition, it uses locations A600-A67F (RAM on the 6532), which are referred to as 'System RAM'. Since these locations are dedicated to monitor functions SUPERMON write protects them before transferring control to user programs.

The flowcharts in Figures 9-1 through 9-5 will demonstrate the major structure of SUPERMON. You will notice that GETCOM (and its entry, PARM), DISPAT, and ERMSG are subroutines, and therefore available for your programs' use. Note that a JSR to ACCESS to remove write protection from System RAM is necessary before using most monitor routines. Also, notice that the unrecognized command flow (error) is vectored. Thus, you can extend the monitor with your own software.

### 9.2 MONITOR CALLS

SUPERMON contains many subroutines and entry points which you will want to use in order to save memory and code and avoid duplication of effort. Table 9-1 is a summary of calls and their addresses.

The three calls which you will most commonly use are:

JSR	ACCESS	(address	8B86)	(must	be	called	before	using	LED	display)
JSR	INCHR	(address								
JSR	OUTCHR	(address	8A47)							

ACCESS is used to unwrite-protect system RAM. In performing the input/output, these routines save all registers and use INVEC and OUTVEC, so all you need be concerned with when using them are the ASCII characters passed as arguments in the accumulator.

# 9.3 MONITOR CALLS, ENTRIES AND TABLES

Table 9-1, which occupies the next several pages of this Chapter, provides you with a comprehensive list of important subroutine symbolic names, addresses, registers and functions of SUPERMON monitor calls, entry points and tables. With this data, you can more easily utilize SUPERMON to perform a wide variety of tasks. All (except those marked with an asterisk) are callable by JSR.

Table 9-1. MONITOR CALLS, ENTRIES AND TABLES

<u>NAME</u>	ADDRESS	REGISTERS ALTERED	FUNCTION (S)
*MONITR	8000		Cold entry to monitor. Stack, D flag initialized, System RAM unprotected.
*WARM	8003		Warm entry to monitor
USRENT	8035		User pseudo-interrupt entry - saves all registers when entered with JSR. Displays PC and code 3. Passes control to monitor.
SAVINT	8064	ALL	Saves registers when called after interrupt. Returns by RTS. $$
DBOFF	80D3	A,F	Simulates depressing debug off key.
DBON	80E4	A,F	Simulates depressing debug on key.
DBNEW	80F6	A,F	Release debug mode to key control.
GETCOM	80FF	A,F	Get command and 0-3 parameters.  No error: A=0D (carriage return)  Error: A contains erroneous entry.
DISPAT	814A	A,F	Dispatch to execute blocks. Dispatch to URCVEC if error. At return, if error: Carry set, A contains byte in error.
ERMSG	8171	F	If Carry set, print (CR)ER NN, where NN is contents of A.
SAVER	8188	None	Save all registers on stack. At return, stack looks like: F (See paragraph 9.9)  A  X  Y
*RESXAF	81B8	restored	Jumped to after SAVER, restore registers from stack except A,F unchanged, perform RTS.
*RESXF	81BE	restored	Jumped to after SAVER, restore registers from stack except F unchanged, perform RTS.
*RESALL	81C4	restored	Jumped to after SAVER, restore $\underline{all}$ registers from stack, perform RTS.
INBYTE	81D9	A,F	Get 2 ASCII Hex digits from INCHR and pack to byte in A. If Carry set, V clear, first digit non-Hex. If Carry set, V set, second digit nonHex. N and Z reflect compare with carriage return if Carry set.

<sup>\*</sup>Do not enter by JSR.

Table 9-1. MONITOR CALLS, ENTRIES AND TABLES (Continued)

PSHOVE 8208 X,F Shove Parms down 16 bits; Mover P2 to P1 P3 to P2 2eros to P3  PARM 8220 A,F Get 0 to 3 parameters. Return on (CR) or error. A contains last character entered. Flags reflect compare with (CR).  ASCN1B 8275 A,F Convert ASCII character in A to 4 bits in LO nibble of A. Carry set if non-Hex.  OUTPC 82EE A,X,F Print user PC. At return, A=PCL, X=PCH.  OUTXAH 82F4 F Print X,A (4 Hex digits)  OUTBYT 82FA P Print A (2 Hex digits)  NIBASC 8309 A,F Convert LO nibble of A to ASCII Hex in A.  COMMA 833A F Print comma.  CRLF 834D F Print (CR) (LF).  DELAY 835A F Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.  INSTAT 8386 F If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)  GETKEY 83AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF, ASCII returned in A. Scans display while waiting (vectored thru SCNVEC)	NAME	ADDRESS	REGISTERS	FUNCTION (S)
A contains last character entered. Flags reflect compare with (CR).  ASCNIB 8275 A,F Convert ASCII character in A to 4 bits in LO nibble of A. Carry set if non-Hex.  OUTPC 82EE A,X,F Print user PC. At return, A=PCL, X=PCH.  OUTXAH 82F4 F Print X,A (4 Hex digits)  OUTBYT 82FA F Print A (2 Hex digits)  NIBASC 8309 A,F Convert LO nibble of A to ASCII Hex in A.  COMMA 833A F Print comma.  CRLF 834D F Print (CR) (LF).  DELAY 835A F Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.  INSTAT 8386 F If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)  GETKEY 88AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then 281. 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	PSHOVE	8208	X,F	Move: P2 to P1 P3 to P2
Nibble of A. Carry set if non-Hex.  OUTPC 82EE A,X,F Print user PC. At return, A=PCL, X=PCH.  OUTXAH 82F4 F Print X,A (4 Hex digits)  OUTBYT 82FA F Print A (2 Hex digits)  NIBASC 8309 A,F Convert LO nibble of A to ASCII Hex in A.  COMMA 833A F Print comma.  CRLF 834D F Print (CR) (LF).  DELAY 835A F Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.  INSTAT 8386 F If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)  GETKEY 88AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900 A,X,Y,F ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then Mail Report A,F Determine if key down. If down, then Carry set.  BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	PARM	8220	A,F	A contains last character entered. Flags reflect
OUTXAH 82F4 F Print X,A (4 Hex digits)  OUTBYT 82FA F Print A (2 Hex digits)  NIBASC 8309 A,F Convert LO nibble of A to ASCII Hex in A.  COMMA 833A F Print comma.  CRLF 834D F Print (CR) (LF).  DELAY 835A F Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.  INSTAT 8386 F If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)  GETKEY 88AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900 A,X,Y,F ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then 28. 2 COMPONICAL.  KYSTAT 896A A,F Determine if key down. If down, then Carry set.  BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	ASCNIB	8275	A,F	Convert ASCII character in A to 4 bits in LO nibble of A. Carry set if non-Hex.
OUTBYT 82FA F Print A (2 Hex digits)  NIBASC 8309 A,F Convert LO nibble of A to ASCII Hex in A.  COMMA 833A F Print comma.  CRLF 834D F Print (CR) (LF).  DELAY 835A F Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.  INSTAT 8386 F If key down, wait for release. Carry set if key down, (Vectored thru INSVEC)  GETKEY 88AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900 A,X,Y,F ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then 200	OUTPC	82EE	A,X,F	Print user PC. At return, A=PCL, X=PCH.
NIBASC 8309 A,F Convert LO nibble of A to ASCII Hex in A.  COMMA 833A F Print comma.  CRLF 834D F Print (CR) (LF).  DELAY 835A F Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.  INSTAT 8386 F If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)  GETKEY 88AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900 A,X,Y,F ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then 201. 2 = 0 (IND NOTE).  KYSTAT 896A A,F Determine if key down. If down, then Carry set.  BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	OUTXAH	82F4	F	Print X,A (4 Hex digits)
COMMA 833A F Print comma.  CRLF 834D F Print (CR) (LF).  DELAY 835A F Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.  INSTAT 8386 F If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)  GETKEY 88AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900 A,X,Y,F ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then A. Scans display between the carry set.  BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	OUTBYT	82FA	F	Print A (2 Hex digits)
DELAY 835A F Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.  INSTAT 8386 F If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)  GETKEY 88AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900 A,X,Y,F ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then ★★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★	NIBASC	8309	A,F	Convert LO nibble of A to ASCII Hex in A.
DELAY 835A F Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.  INSTAT 8386 F If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)  GETKEY 88AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900 A,X,Y,F ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then Eq. (FRO) NOTES.  KYSTAT 896A A,F Determine if key down. If down, then Carry set.  BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	COMMA	833A	F	Print comma.
INSTAT 8386 F If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)  GETKEY 88AF A,F Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900 A,X,Y,F ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then 200. He carry set.  KYSTAT 896A A,F Determine if key down. If down, then Carry set.  BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	CRLF	834D	F	Print (CR) (LF).
down. (Vectored thru INSVEC)  GETKEY 88AF  A,F  Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900  A,X,Y,F  ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923  A,F  Determine if key down on Hex keyboard. If down, then The Theory Set.  KYSTAT 896A  A,F  Determine if key down. If down, then Carry set.  BEEP 8972  None  BEEP on-board beeper.  HKEY 89BE  A,F  Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	DELAY	835A	F	logarithmic, base=2). Result of INSTAT returned
SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).  HDOUT 8900 A,X,Y,F ASCII character from A to Hex display, scan display once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then Let Company in the Let Company in the Let Company in the Let Company in the Carry set.  KYSTAT 896A A,F Determine if key down. If down, then Carry set.  BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	INSTAT	8386	F	
once, return with Z=1 if key down.  KEYQ 8923 A,F Determine if key down on Hex keyboard. If down, then L. Z = C (IND N) = 1.  KYSTAT 896A A,F Determine if key down. If down, then Carry set.  BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	GETKEY	88AF	A,F	SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting
then <b>26.</b> ₹ = ○ ((NO N): 1.  KYSTAT 896A A,F Determine if key down. If down, then Carry set.  BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	HDOUT	8900	A,X,Y,F	ASCII character from A to Hex display, scan display once, return with $Z=1$ if key down.
BEEP 8972 None BEEP on-board beeper.  HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	KEYQ	8923	A,F	Determine if key down on Hex keyboard. If down, then <b>22.</b> $\forall$ = $\bigcirc$ (1800 N) $\vdash$ 1.
HKEY 89BE A,F Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting	KYSTAT	896A	A,F	Determine if key down. If down, then Carry set.
ASCII returned in A. Scans display while waiting	BEEP	8972	None	BEEP on-board beeper.
	HKEY	89BE	A,F	ASCII returned in A. Scans display while waiting

<sup>\*</sup>Do not enter by JSR

Table 9-1. MONITOR CALLS, ENTRIES AND TABLES (Continued)

<u>NAME</u>	ADDRESS	REGISTERS	FUNCTION (S)
OUTDSP	89C1	None	Convert ASCII in A to segment code, put in DISBUF.
TEXT	8A06	F	Shove scope buffer down, push A onto SCPBUF.
INCHR	8A1B	A,F	Get character (vectored thru INVEC). Drop parity, convert to upper case. If character CTL O (0F), toggle Bit 6 of TECHO and get another.
NBASOC	8A44	A,F	Convert low nibble of A to ASCII, output (vectored thru OUTVEC).
OUTCHR	8A47	None	Output ASCII from A (vectored thru OUTVEC). Output inhibited by Bit 6 of TECHO.
INTCHR	8A58	A,F	Get character from serial ports. Echo inhibited by Bit 7 of TECHO. Baud rate determined by SDBYT. Input, echo masked with TOUTFL.
TSTAT	8B3C	A,F	See if break key down on terminal. If down, then Carry set.
*RESET	8B4A	All	Initialize all registers, disable POR, stop tape, initialize system RAM to default values, determine input on keyboard or terminal, determine baud rate, cold monitor entry.
*NEWDEV	8B64		Determine baud rate, cold monitor entry.
ACCESS	8B86	None	Un-write protect System RAM.
NACCESS	8B9C	None	Write protect System RAM.
*TTY	8BA7	A,X,F	Set vectors, TOUTFL, and SDBYT for TTY.
*DFTBLK	8FA0	Table	Default block - entirely copied into System RAM (A620 - A67F) at reset.
*ASCII	8BEF	Table	Table of ASCII codes and HASH codes.
*SEGS	8C29	Table	Table of segment codes corresponding to ASCII codes (above).

<sup>\*</sup>Do not enter by JSR

SPACE 8342 NONE PRINTS SPACE.

## MAIN MONITOR FLOW




Figure 9-1. MAIN MONITOR FLOW 9-5




Figure 9-2. GETCOM FLOWCHART




Figure 9-3. PARM FLOWCHART




Figure 9-4. DISPAT FLOWCHART




Figure 9-5. ERMSG FLOWCHART

# 9.4 VECTORS AND INTERRUPTS

A concept which is very important in understanding the SY6502 and SUPERMON is that of a transfer vector. A transfer vector consists of two or three locations at a fixed address in memory. These locations contain an address, or a Hex 4C (JMP) and an address. The address is in low-order, high-order byte order.

As an example, consider the function of outputting a character. In some cases, the character is to go to the display, in others to a terminal device. The action required in each case is radically different. It would be inefficient, in code and in time, to make the decision before outputting each character. The solution is a transfer vector. Whenever SUPERMON must output a character, it performs a JSR to OUTCHR. OUTCHR saves all registers, then performs a JSR to OUTVEC (at A663, in System RAM). If you are working at the Hex keyboard OUTVEC will contain a JMP HDOUT. HDOUT is the subroutine which will enter a character, in segment code, into the display buffer. If you are using a TTY or CRT, OUTVEC will contain a JMP TOUT. TOUT is the subroutine which sends a character, one bit at a time, to the serial I/O ports. When HDOUT or TOUT performs an RTS, control passes back to OUTCHR. OUTCHR restores the registers and performs an RTS, returning control to the caller.

Notice that the calling routine need not worry where the output is going. It is all taken care of by OUTCHR and OUTVEC.

When a vector is to be referenced by a JMP Indirect, only two bytes are required. Two-byte vectors are normally used only for interrupts.

An INTERRUPT is a method of transferring program control, or interrupting, the processor during execution. There are three interrupts defined on the SY6502:

NMI -- non-maskable interrupt

RST -- reset/power-on IRQ -- interrupt request

When one of these interrupts occurs, the processor pushes the PC register and the Flags register onto the stack, and gets a new PC from the INTERRUPT VECTOR. The interrupt vectors are located at the following addresses:

FFFA,FFFB -- NMI FFFC,FFFD -- RESET FFFE,FFFF -- IRQ

These locations must contain the addresses of programs which will determine the cause of the interrupt, and respond appropriately.

In the SYM-1, System RAM (A600-A67F) is duplicated at FF80-FFFF (it is "echoed" there). On Reset, SUPERMON points these vectors to its own interrupt-handling routines. When an interrupt occurs, SUPERMON displays the address where the interrupt occurred with one of the following codes indicating the cause of the interrupt:

0 = BRK instruction

 $\begin{array}{rcl}
1 & = & IRQ \\
2 & = & NMI
\end{array}$ 

USER ENTRY (caused by JSR to USRENT at 8035)

Because all registers are saved, a (G) (CR) will cause execution to resume at the point of interruption. The user can intercept interrupt handling by inserting pointers to user interrupt routines in TRCVEC, UBRKVC, NMIVEC, or IRQVEC. See Section 9.7.2 for a discussion of the User Entry pseudo-interrupt. Table 9-2 describes all vectors used by the Monitor.

Table 9-2, SUPERMON VECTORS

NAME	LOCATION	FUNCTION
INVEC	A660-A662	Points to input driver.
OUTVEC	A663-A665	Points to output driver.
INSVEC	A666-A668	Points to routine which determines whether or not a key is down.
URCVEC	A66C-A66E	Unrecognized command. All unrecognized commands and parameter entry errors vectored here. Points to a sequence of: SEC - Set Carry RTS - Return
SCNVEC	A66F-A671	Points to routine which performs one scan of display from DISBUF.
EXEVEC	A672-A673	Points to RIN - get ASCII from RAM subroutine.
		The Execute (E) command temporarily replaces INVEC with EXEVEC, saving INVEC in SCRA, SCRB. The Hi byte of EXEVEC must be different from the Hi byte of INVEC.
TRCVEC	A674-A675	May be used to point to user trace routine after TRCOFF (See Section 9.6).
UBRKVC	A676-A677	May be used to point to user BRK routine after IRQVEC.
UIRQVC	A678-A679	May be used to point to user NON-BRK IRQ routine after IRQVEC.
NMIVEC	A67A-A67B	Points to routine which saves registers, determines whether or not to trace, based on TV.
IRQVEC	A67E-A67F	Points to routine which saves registers, determines whether or not BRK has occurred, and continues thru UBRKVC or UIRQVC.

### 9.5 DEBUG ON and TRACE

When the DEBUG ON key on your SYM-1 is depressed, DEBUG mode is enabled. In DEBUG mode, an NMI interrupt occurs every time an instruction is fetched from an address that is not within the monitor. SUPERMON's response is to save the registers and display the PC, with code 2 (for NMI). With each (G) (CR), one instruction of the user program will be executed. This is called Single-Stepping.

In order to TRACE, alter the Trace Velocity (TV, at A656) to a non-zero value. (09 is a good value.) If you now enter (G) (CR), SUPERMON will display the PC and the contents of the accumulator, pause, and resume execution. Addresses and accumulator contents will flash by one at a time. To stop the flow, depress any key (Hex keyboard) or the BREAK key (terminal). Execution will halt. A (G) (CR) will resume execution. The length of the delay is related to TV (not linearly; try different values) and, of course, the baud rate, if you are working from a terminal.

# 9.6 USER TRACE ROUTINES

As the complexity of your programs increases, you may wish to implement other types of trace routines. To demonstrate how this is done, an example of a user trace routine is provided in Figure 9-6. It prints the op code of the instruction about to be executed, instead of the accumulator contents.

But first of all, we don't want to be interrupted during trace mode by responding to an interrupt (a problem called recursion). SUPERMON will handle this by turning DEBUG OFF, then back ON. However, to implement this program control of DEBUG, you must add jumpers W24 and X25 to your SYM-1 board (see Chapter 4).

Now that you have added the jumpers, we are ready to enter the program UTRC and change vectors.

First, enter the program UTRC as given in Figure 9-6. Then change NMIVEC to point to TRCOFF, which will save registers, turn DEBUG OFF, and vector thru TRCVEC:

SD 80C0, A67A (CR)

Now, point TRCVEC to UTRC.

SD 0380,A674 (CR)

Enter a non-zero value in TV, depress DEBUG ON, and you're ready to trace.

NOTE: BRK instructions with DEBUG ON will operate as two-byte instructions and should be programmed as 00,EA (BRK,NOP).

Also, the first instruction after leaving SUPERMON will not be traced.

```
LINE # LOC
               CODE
                            LINE
002
     0000
                          * UTRO - USER TRACE ROUTINE -
003
     0000
                            PRINT NEXT OF CODE INSTEAD OF ACCUMULATOR
1004
     0000
1005
     0000
                         OPPCOM =$8337
                                                   FREINT PC, PRINT COMMA
1006
     0000
                         POLR
                                 ##A659
1002
     0000
                         PCHR
                                 =$A65A
608
                                                   PRINT BYTE FROM ACC, PRINT CRUF
     0000
                         OBCRUE = #834A
1009
     0000
                         DELAY
                                 =$835A
                                                   IDELAY BASED ON TV
1010
                                                   WARM MONITOR ENTRY
     0000
                         MARM
                                 #$8003
1011
     0000
                         TRACON =#80CD
                                                   FIURN TRACE ON, RESUME EXECUTION
1012
     0000
                         ŤΨ
                                 ≈$A656
                                                   *TRACE VELOCITY
1013
     0000
1014
     0000
                                 *##$380
                                                   FUT IN HE RAM CENTIRELY RELOCATED
1015
     0380
            20 37 83
                         UTRO
                                 JSR OPPCOM
                                                   FRINT PO -- COMMA
1016
     0383
            AD 59 A6
                                 LDA POLR
                                                   FUSE PC AS PTR TO OP CODE
101.7
     0396
            85 FO
                                 STA $FO
018
     0388
            AD 5A A6
                                 LDA PEHR
019
     0389
            85 F1
                                 STA #F1
020
     0.380
            A0 00
                                 LDY #0
021
     038F
            B1 F0
                                                   FRICK UP OF CODE
                                 LDA ($FQ)yY
022
     0391
            20 4A 83
                                 JSR OBCRUE
                                                   FOUTPUT OF CODE, CRUE
023
     0394
            AE 56 A6
                                 LDX TV
                                                   GGET TRACE VELOCITY
024
     0397
            FO 05
                                 BEO NOGO
                                                   ANOGO IF ZERO
025
     0399
            20 SA 83
                                 JSR DELAY
                                                   IDELAY ACCORDING TO TV
                                 BCC GO
                                                   CARRY SET IF KEY DOWN
026
     0390
            20 03
027
     039E
            40 03 80
                         NOGO
                                 JMP WARM
                                                   FHALT
028
                                 JMP TRACON
                                                   #CONTINUE
     03A1
            40 00 80
                         60
129
     0364
                                 · END
```

Figure 9-6. LISTING OF SAMPLE USER TRACE ROUTINE

### USER TRACE EXAMPLE

.V 200,20A (CR) 0200 A9 00 A9 11 A9 22 A9 33,0A 0208 4C 00 02.58 0358 .SD 80C0,A67A (CR) Vector modification .SD 380,A674 (CR) Vector modification .G 200 (CR) Single-Step (Remember 0202,A9 to set DEBUG ON before each (G) (CR) G (CR) 0204.A9 .M A656(CR) A656,00,09(CR) Trace Velocity = 9 A657,4D (CR) .G 200 (CR) 0202,A9 0204,A9 0206,A9 0208,4C Continuous trace of op codes 0200,A9 0202,A9 0204.A9 0206.A9 0208,4C 0200.A9 0202,A9

# 9.7 MIXED I/O CONFIGURATIONS

The Reset routine that is activated when power is turned on or RST is pressed establishes the terminal I/O configuration by loading a specified value into a location in System RAM, TOUTFL (A654). The high-order four bits of TOUTFL define which terminal devices may be used for input and output. A "I" signifies that a device is enabled, a "0" that it is disabled. The meaning of each bit and the values assigned at system reset are shown below. The routine referenced by entry (I) in the JUMP table will enable the TTY for input. For other configurations, load the appropriate value into TOUTFL.

TOUTFL	bit:	<u>7</u>	<u>6</u>	<u>5</u>	<u>4</u>
	default value:	1	0	1	1
	meaning:	CRT	TTY	TTY	CRT
		INPUT	INPUT	OUTPUT	OUTPUT

Bits 6 and 7 of another location in System RAM, TECHO (A653), are used to inhibit serial output (bit 6) and to control echo to a terminal (bit 7). Bit 6 may be toggled by entering "(CONTROL) O" (0F Hex) on the terminal keyboard or in software. The possible values for TECHO are shown below.

ТЕСНО	80	echo output	(default value)
	C0	echo no output	
	40	no echo no output	
	00	no echo output	

With this information, you can alter the SUPERMON standard I/O configurations to suit your special needs. A common use would be routing your output to a terminal while using the Hex keyboard as an input device. Two possible ways of doing this will be discussed.

First, by merely altering SDBYT and OUTVEC, your input and echo will use the on-board keyboard and display, while Monitor and program output will go to the serial device. Choose the proper baud rate value for your device from the following table and put it in SDBYT (at A651) with the "M" command. Then enter the address of TOUT into OUTVEC from the hex keyboard as follows:

# .SD 8AA0,A664 (CR)

Terminal Baud Rate	Value Placed in SDBYT
110	D5
300	4C
600	24
1200	10
2400	06
4800	01

Second, if you wish your input to be echoed on the terminal device, a small program must be entered. First, complete the sequence discussed above. Then, enter the following program:

UIN	JSR	GETKEY	20	AF	88
	BIT	TECHO	2C	53	A6
	BPL	UOUT	10	03	
	JMP	OUTCHR	4C	47	8A
UOUI	r RTS		60		

Enter the program called "UIN" above at any user RAM location. Then use the "SD" command to put the address of UIN into INVEC (at A66!) as follows:

# .SD (UIN),A661 (CR) (ENTER AT HKB)

where (UIN) is the address of the program UIN.

### 9.8 USER MONITOR EXTENSIONS

Having read the section on Monitor flow, you will have noticed that unrecognized commands and parameter entries are vectored through URCVEC (A66C-A66E), which normally points to a SEC, RTS sequence at 81D1. By pointing URCVEC to a user-supplied routine in RAM or PROM, SUPERMON can easily be extended. The following example will illustrate the basic principle; many more sophisticated extensions are left to your imagination.

## 9.8.1 Monitor Extension Example

This example will define U0 with two parameters as a logical AND. The parameters and the result are in Hexadecimal.

LOGAND	CMP BEO	LSTCOM OK	;CMD loaded?
BAD	SEC RTS		;set for error print
OK	CMP	#\$14 :USR0	
	BNE	BAD	;branch to next ;command if defined
	CPX	#2	;two parms
		BAD	, two parms
DOAND	LDA	<del>-</del>	
	AND	P3H	;here's the 'and' hi
	TAX		
	LDA	P2L	
	AND	P3L	;'and' lo
	JSR	CRLF	;get new line
	JSR	SPACE	-
	JMP	OUTXAH	;PRINT X and A
	.END		

To attach LOGAND to the monitor, it must be assembled (probably by hand), entered into memory, and URCVEC altered to contain a JMP to LOGAND. Notice that more than one command could have been added, by pointing BAD to the next possible command, instead of a RTS.

# 9.8.2 SUPERMON As Extension to User Routines

Because SUPERMON contains a user entry, it can easily be appended to your software. An example of the utility of this feature is a user trace routine, which could have an 'M' command, which would direct it to make SUPERMON available to the user. Here's what the code would look like.

UTRACE

Trace code

JSR INCHR CMP #'M BNE ELSE JSR USRENT JMP UTRACE

. . .


**ELSE** 

Code executed if character input is not 'M.'

In this example, the user will type an 'M' to get into monitor, and a (G) (CR) to return to the calling portion of UTRACE. Note that the user PC and S registers should not be modified while in monitor if a return to UTRACE is intended.

# 9.9 USE OF SAVER AND RES ROUTINES

SAVER and the RES routines are designed to be used with subroutines. Their usage is as follows:



In this example, UPROG calls USUB. USUB calls SAVER, performs its function, and then jumps to RESALL. RESALL restores all registers and returns to UPROG. If RESXF or RESXAF were used instead of RESALL, UPROG would receive the F, or F and A registers as left by USUB.

#### APPENDIX A

#### IMMEDIATE ACTION

Your SYM-I microcomputer has been thoroughly tested at the factory and carefully packed to prevent damage in shipping. It should provide you with years of trouble-free operation. If your unit does not respond properly when you attempt to apply power, enter commands from the keyboard, or attach peripheral devices to the system, do not immediately assume that it is defective. Re-read the appropriate sections of this manual and verify that all connections have been properly wired and all procedures properly executed.

If you finally conclude that your SYM-I is defective, you should return it for repair to an authorized service representative. Specific instructions for obtaining a service authorization number and shipping your unit are contained with warranty information on the card entitled "LIMITED WARRANTY AND SERVICE PLAN" that is included with system reference material.

## APPENDIX B

# **PARTS LIST**

# MATERIALS AND ACCESSORIES

QTY	. DESCRIPTION	MANUFACTURER/PART NUMBER
1	CONNECTOR, DUAL 22/44	Microplastic 15622DPIS
1	CONNECTOR, DUAL 6/12	Teka TP3-061-E04
6	RUBBER FEET	3M SJ5018
1	SYNERTEK SOFTWARE MANUAL	
1	SYM-1 WARRANTY/USER CLUB REFERENCE CARD	
1	SYM REFERENCE MANUAL	
1	SYM-I PC BOARD ASSEMBLY	

# SYM-1 PC BOARD COMPONENTS


QTY	. DESCRIPTION	MFR. NO.	REFERENCE DESIGNATION
1	CPU	SYP6502	U5
2	VIA	SYP6522	U25,U29
1	RAM-I/O	SYP6532	U27
2	4K BIT RAM	SYP2114	U12, U13
ì	32K BIT ROM	SYP2332	U20
1	NAND GATE	7400	U8
1	HEX INVERTER	7404	U2
1	AND GATE	7408	U24
2	HEX INVERTER-O.C.	7416	U30, U38
1	NAND GATE	74LS00	U4
1	HEX INVERTER	74LS04	U9
1	TRIPLE NOR GATE	74LS27	Ų3
1	TIMER	555	U6


QT.	Y. DESCRIPTION	MFR. NO.	REFERENCE DESIGNATION
1	DECODER	74LS138	UI
1	TRIPLE 3 INPUT NAND	74LS10	U <b>7</b>
1	DECODER	74145	U37
2	DECODER	74LS145	U10, U11
1	COMPARATOR	311	U26
1	RES-100 ohm, %W, 5%	RF14J100B	R128
3	RES-200 ohm, %W, 5%	RF14J200B	R43, 111, 114
1	RES-300 ohm, %W, 5%	RF14J300B	R107
4	RES-470 ohm, %W, 5%	RF14J470B	R84, 88, 124, 127
14	RES-1K, %W, 5%	RF14J1KB	R9-12, 41, 61-63, 73, 78, 85, 92, 101, 113, 123
1	RES-1M, %W, 5%	RF14J1MB	R72
1	RES-2.2K, %W, 5%	RJ14J2.2KB	R103
14	RES-3.3K, %W, 5%	RF14J3.3KB	R59, 60, 70, 74, 79-82, 87, 94, 95, 97, 98, 126
1	RES-4.7K, %W, 5%	RF14J4.7KB	R42
01	RES-10K, %W, 5%	RF14J10KB	R45, 67-69, 75, 76, 83, 89, 93, 104
3	RES-47K, %W, 5%	RF14J47KB	R44, 46,71
1	RES-330K, %W, 5%	RF14J330KB	R77
2	RES-27K, %W, 5%	RF14J27KC	R90, 96
2	RES-150 ohm, %W, 5%	RF14J150B	R99, 110
1	RES-6.8K, %W, 5%	RF14J6.8KB	R100
1	CAP-10pf	DM15100J	C13
13	CAP01 mfd, 100V	DB203YZ1032	C1, 3, 5, 7, 10, 11, 16, 17, 19, 23, 25, 29
10	CAP - 10 mfd, 25V	T368B106K025	PS C2, 4, 6, 8, 12, 20, 22, 24, 26, 30

QTY	. DESCRIPTION	MFR. NO.	REFERENCE DESIGNATION
3	CAP1 mfd, 50V	3429-050E-10	4M C9, 18
2	CAP47 mfd	C330C474M5	V5EA C15
i	CAP0047 mfd	UR2025100X7	7R472K C14
12	NPN TRANSISTOR	2N2222A	Q1-4, 10, 18, 19, 2729, 32, 33
11	PNP TRANSISTOR	2N2907A	Q9, 17, 20-26, 30, 31
11	DIODE, G.P.	1N914	CR25-33, 37, 38
1	DIODE, ZENER	1N4735	CR34
4	SOCKET - 24-PIN DIP	TIC8424-02	SK 20-23
5	SOCKET - 40-PIN DIP	TIC8440-02	SK5, 25, 27-29
8	SOCKET - 18-PIN DIP	TIC8418-02	SK 12-19
1	DUAL HEADER	AP929665-01	-07 "K" Connector
1	KEYBOARD		KBl
1	PC BOARD		PC1
6	7-SEGMENT DISPLAY, 0.3"	MAN 71A	U31-36
2	LED	RL4850	CR35,36
1	SPEAKER	70057	SPI
1	CRYSTAL	CY1A	Yl
	TAPE - 1%" x 2" STRIP		
1	RES. PACK - 100 ohm	898-3-R100	RN2
1	RES. PACK - 3.3K ohm	899-3-R3.3K	RNI
2	RES. PACK - 1K ohm	899-3-RIK	RN3, RN4

ı

RED FILTER





OUTLINE DRAWING B-5

## APPENDIX C

### **AUDIO TAPE FORMATS**

HIGH-SPEED FORMAT -- High speed data transfer takes place at 185 bytes per second. Every byte consists of a start bit (0), followed by eight data bits. The least significant bit is transmitted first. A "I" bit is represented by I cycle of 3000 Hz, while a "0" bit is represented by ½ cycles of 1500 Hz. Physical record format is shown below.

 $\mathsf{T}^{\mathsf{T}}$ 

8 sec. "mark"	256 SYN	chars.	*	ID	SAL	SAH	EAL +l	EAH +1	DATA	7	CKL	скн	EOT	ЕОТ	
8 sec. "mark"	-					e to		ance 1	beyond	the	e lea	der an	nd cre	ates	•
SYN (16 Hex)	-					naraci strea		hat a	llow the	S	YM-I	to sy	nchro	onize	
* (2A Hex)	-	ASC	ıı	cha	racte	er th	at in	dicate	s the s	taı	rt of	a val	id re	cord.	
מו	-	Sing	le	byte	e th	at un	iquel	y iden	ntifies t	he	reco	rd.			
SAL	-					of temory		arting	Addres	<b>S</b> S :	from	which	data	was	
SAH	-						the mory		ing Ad	dre	ss fr	om w	hich	data	
EAL +1	-								follow.			Endin	g Ade	dress	
EAH +1	-	High fron	or w	rder vhic	byt h da	e of a	the a as tal	ddress ken fi	follow rom me	ing mo	the ry.	Endin	g Ade	dress	
DATA	-	Data	a b	ytes	S.										
/ (2F Hex)	-	ASC of a	II o	char ecor	acte d.	r tha	it ind	icates	the er	ıd	of th	e dat	a pos	ition	
CKL	-	Low	or	der	byt	e of	a cor	npute	d check	su	m.				
СКН	-	High	1 01	rder	byt	e of	a co	mpute	ed check	⟨SŲ	m.				
EOT (04 Hex)	-	ASC	II 4	chai	racte	ers th	nat ir	ndicat	e the e	nď	of t	he tap	e rec	cord.	

KIM FORMAT -- Data transfer in KIM format takes place at approximately 8 bytes per second. A "I" bit is represented by 9 cycles of 3600 Hz followed by 18 cycles of 2400 Hz, while a "0" bit is represented by 18 cycles of 3600 Hz followed by 6 cycles of 2400 Hz. Each 8-bit byte from memory is represented by two ASCII characters. The byte is separated into two half-bytes, then each half-byte is converted into an ASCII character that represents a Hex digit. The least significant bit is transmitted first. The KIM physical record format is shown below.

|--|

The sync characters, the ASCII characters "\*" (2A Hex) and "/" (2F Hex) as well as ID, SAL, SAH, CKL, CKH and EOT serve the same functions as in HIGH-SPEED format. Sync characters, \*, / and EOT are represented by single ASCII characters, while the remaining record items require two ASCII characters. Note that EAL and EAH are not used in the KIM format.

### APPENDIX D

#### PAPER TAPE FORMAT

When data from memory is stored on paper tape, each 8-bit byte is separated into two half-bytes, then each half-byte is converted into an ASCII character that represents a Hex digit (O-F). Consequently, two ASCII characters are used to represent one byte of data. In the paper tape record format shown below, each N, A, D, and X represents one ASCII character.

$$; \quad \mathsf{N_1} \mathsf{N_0} \quad \mathsf{A_3} \mathsf{A_2} \mathsf{A_1} \mathsf{A_0} \quad (\mathsf{D_1} \mathsf{D_0})_1 \quad (\mathsf{D_1} \mathsf{D_0})_2 \ \dots \ (\mathsf{D_1} \mathsf{D_0})_n \quad \mathsf{X_3} \mathsf{X_2} \mathsf{X_1} \mathsf{X_0}$$

; - Start of record mark

 $N_1 N_0$  - Number of data bytes in (Hex) contained in the record

A3A2A1A0 - Starting address from which data was taken

 $(D_1D_0)-(D_1D_0)_n$  - Data

 $^{X}_{3}^{X}_{2}^{X}_{1}^{X}_{0}$  - 16-bit checksum of all preceding bytes in the record including  $^{N}_{1}^{N}_{0}$  and  $^{A}_{3}^{A}_{2}^{A}_{1}^{A}_{0}$ , but excluding the start of record mark.

A single record will normally contain a maximum of 16 (10 Hex) data bytes. This is the system default value that is stored in system RAM at power-up or reset in location MAXRC (A658). You can substitute your own value by storing different number in MAXRC. To place an end of file after the last data record saved, place the TTY in local mode punch on, and enter ;00 followed by (CR).

#### APPENDIX E

### SYM COMPATABILITY WITH KIM PRODUCTS

If you are a SYM-1 user who has peripheral devices which you have previously used with the KIM system or software which has been run on a KIM module, you'll find SYM to be generally upward compatible with your hardware and software. The following two sections describe the levels of compatability between the two systems to allow you to undertake any necessary modifications.

### E.I HARDWARE COMPATABILITY

Table E-1 describes the upward compatability between SYM and KIM at the Expansion (E) connector, while Table E-2 describes the compatability on the Applications (A) connector.

I/O port addresses differ between the two systems; you should consult the Memory Map in Figure 4-10 for details.

Power Supply inputs are provided on a separate connector with SYM-1, which means that if you have been using your power supply with a KIM device it will be necessary to rewire its connections to use the special connector on the SYM-1 board.

#### E.2 SOFTWARE COMPATABILITY

Table E-3 lists important user-available addresses and routines in the KIM-1 monitor program and their counterparts in SYM-1's SUPERMON. Many of the routines do not perform identically in the two systems, however, and you should check their operation in Table 9-1 before using them.

Table E-I. EXPANSION CONNECTOR (E) COMPATABILITY

SYM DESCRIPTION	SYM NAME	PIN #	KIM NAME	KIM DESCRIPTION
Jumper (Y,26) Selectable: OFF - Open Pin ON - Debug On/Off Output (U8-8)	DBOUT	17	SSTOUT	From (SYNC • NOT MONITOR U26-6
Power On Reset Signal Output: "0" After power on "I" When reset by software	POR	18		No equivalent

Table E-2. APPLICATION CONNECTOR (A) COMPATABILITY

SYM DESCRIPTION	SYM NAME	PIN #	KIM NAME	KIM DESCRIPTION
Jumper (V,23) Selectable: OFF - Open Pin ON - Remote Audio Control Out	AUD.RC	N	+12V	+12V Not required on SYM
Jumper (HH,41) Selectable: OFF Open Pin ON ICXX Decode Out		К	DECODE Enable	Enable 8K Decoder

Table E-3. SYM-KIM SOFTWARE COMPATABILITY

SYM		кім		FUNCTION
Label	Address(es)	<u>Label</u>	Address(es)	
PCLR PCHR FR SR AR YR	A659 A65A A65C A65B A65D A65F	PCL PCH PREG SPUSER ACC YREG	00EF 00F0 00F1 00F2 00F3 00F4	Program Counter - low Program Counter - high Status Register Stack Pointer Accumulator Y - Register
XR SCR6 SCR7	A65E A636 A637	XREG CHKHI CHKSUN	00F5 00F6 4 00F7	X - Register Checksum - Iow Checksum - high
P2L P2H P3L P3H P1L	A64C A64D A64A A64B A64E	SAL SAH EAL EAH ID	17F5 17H6 17F7 17F8 17F9	Start Addr Low - audio/paper tape Start Addr High - audio/paper tape End Addr+1 Low - audio/paper tape End Addr+1 High - audio/paper tape ID Byte audio Tape
NMIVEC RSTVEC	FFFA-B	NMIV RSTV	17FA-B FFFA-B 17FC-D	NMI Vector Reset Vector
IRQVEC		IRQV	FFFC-D 17FE-F FFFE-F	IRQ Vector
DUMPT LOADT CHKT OUTBTO HEXOU	8C78 8E78 8F4A	DUMPT LOADT CHKT OUTBTO HEXOUT	1873 194C 195E	Dump memory to audio tape Load memory from audio tape Compute checksum for audio tape Output one KIM byte Convert LSD of A to ASCII AND write to audio tape

Table E-3. SYM-KIM SOFTWARE COMPATABILITY (Continued)

SYM		KIM		FUNCTION
Label	Address(es)	Label	Address(es)	
ļ —				
OUTCHI	   8F5D	OUTCH1	l Γ 197Α	Write one ASCII character to audio tape
RDBYT		RDBYT		Read one byte from audio tape
PACKT	8E3E	PACKT	1A00	Pack ASCII to nibble
RDCHT	8E61	RDCHT	1A24	Read one character from audio tape
RDBITK		RDBIT	1A41	Read one bit from tape
SVNMI	809B	SAVE	1C00	Monitor NMI entry
RESET	8B4A	RST	1C22	Monitor RESET entry
OUTPC		PCCMD		Display PC
INCHR	8AIB	READ	IC6A	Get_character
LP2B+7		LOAD	1CE7	Load paper tape
SP2B+4		DUMP		Save paper tape
OUTS2	8319	PRTPNT	— —	Print pointer
OUTBYT		PRTBYT		Print 1 byte as 2 ASCII character
INCHR	8AIB	GETCH	IE5A	Get character
DLYF	8AE6	DELAY		Delay 1 bit time
INSTAT	8AE9 8386	DEHALF AK		Delay ½ bit time
MASIVI	0000	^^	IEFE	Determine if key is down
OUTDSR	89C1	SCAND	IF19	Output to LED display
SCAND	8906	SCANDS		Scan LED display
INCCMP		INCPT		Increment pointer
GETKEY		GETKEY		Get key
CHKSAC	82DD	CHK	1F91	Compute checksum
INBYTE	81D9	GETBYT	1F9D	Get 2 Hex characters and pack

### APPENDIX F

## CREATING AND USING A SYNC TAPE

To read serial data from tape, the SYM-I makes use of synchronizing (sync) characters that are part of every tape record. For a complete description of audio tape record formats, refer to Appendix C.

When the SYM-I searches for a record, an "S" is displayed until the sync characters are recognized and data transfer begins. However, if the volume and tone controls on the recorder are not set correctly, the sync characters will not be recognized, the "S" on the display will not go out, and the record will not be loaded into memory.

Before attempting to save and load data for the first time, or whenever the control levels have been changed since the recorder was last used, you should perform a load operation using a tape containing only sync characters. By adjusting the volume and tone controls until the displayed "S" goes out, you can set the control levels properly for actual data.

You may want to generate two sync tapes, one for HIGH-SPEED format, the other for KIM format, just once, and save them for future use.

To generate a sync tape, enter the sync character generation program for one of the formats into RAM starting in location 0200 (Hex). The assembly language code and the machine language code for both formats are shown below. Read the pairs of Hex digits from left to right and top to bottom. For example, the code for HIGH-SPEED format should be entered in the following sequence: A0 80 20 B6 8D A9 . . . .

Next, insert a tape into the cassette unit. If the unit is equipped with remote control, place it in Record mode. Set the volume and tone controls to mid-range, then enter the command to execute the program:

(GO) 200 (CR)

If you are operating the cassette controls manually, place the unit in Record mode after entering the command, but before entering (CR). Remote controlled units will advance the tape automatically. Let the tape run for several minutes, then press RST to end the program. For manual operation, also press STOP on the tape unit.

To set the volume and tone controls for loading data into memory, rewind the tape to the beginning (you may need to pull out the Remote jack or keep your finger on RST), then place the unit in Play mode if it is equipped with remote control. Next, enter the load command for the appropriate format ( (LD 1) for KIM, (LD 2) for HIGH-SPEED, followed by a carriage return (CR) ).

If you have a manually operated unit, place it in Play mode after entering the command. While the tape advances, adjust the volume and tone controls until the "S" on the display goes out and remains out, then press RST and stop the tape.

You can now remove the sync tape and proceed to save and load actual programs and data.

ŏ Page PROGRAMMER SYNERTEK SYSTEMS PROGRAM SYNC TAPE DATE 5-78

														,	 	<del>_</del> -	 	 -т	
COMMENTS		HIGH-SPEED; USG \$00 FOR KIM						IN KIM, AO 00	IN KIM, 20 B6 8D	IN KIM A9 07	IN KIM, 8D 02 A4	IN KIM, AT 16	HIGH-SPEED; USE 35K OUTCHT (20 SD PF) KIM	IN KIM, 4¢ 0A 02					
OPERAND		MODE = \$80	OUTCHT = \$9F5D	OUTBYN = \$8F17	TAPOUT = \$A402	START = \$8086	* = \$200	# MODE	START	L#	TAPOUT	91\$#	OUTBIH	SYNMOR					
MNEMONIC								r D Y	J58	LDA	STA	YD7	J 5 R	JMD					
LABEL												SYNMOR							
SXS	8	-							80		ÞΨ		38	02			<u> </u> 		
	B2							08	98	01	02	2	=	\ §					
INST	<u>=</u>							Ao	2	49	80	64	22	74					
	ADDR				<u> </u>			88	0202	0205	0207	A020	2020	3020					

### Adjusting Your Recorder

The audio signal appears on the T and A connectors in two forms: Aud Out (HI) and Aud Out (LO). The only difference between these signals is their magnitude. For most recorders, the best arrangement is to run Aud Out (LO) into the MIC input of the recorder. Some recorders also have an AUX input, which bypasses the MIC pre-amp, and may work better if Aud Out (HI) is wired into AUX.

Read Appendix F, and follow the procedure for creating a "SYNC" tape. Rewind the tape and enter the LD command appropriate to the SYNC tape you created. Adjust the tone and volume controls, observing the S on the display. Leave the controls in the middle of the range where the S remains off. (If there are two ranges of volume which cause the S to turn off, the higher range should be used. If a sharp tap causes the S to relight and remain lit, you are in the wrong range.)

If your recorder has an automatic-recording-level defeat switch, it will probably work better in the engaged position.

Now write a short record to tape and read it back to verify correct operation. (Do not use the memory form \$F8 to \$FF, or the stack area ((page 1)), as these are used by the cassette software.)

### Recommended Tape Equipment

Most moderate quality tape recorders should produce satisfactory results. (A tone control is recommended.) The following models have been used successfully at Synertek Systems:

 Sanyo M2533A
 GE IC #3-5002B

 Sony TC-205
 Superscope C-190

 Sony TC-62
 Realistic Ctr-40

Almost any tape will suffice, so long as it winds smoothly (does not produce a jittery tape motion). A very short tape will be more convenient. The following tapes have been used successfully at Synertek Systems:

TDK AMPEX MALLORY REALISTIC

### APPENDIX G

### MONITOR ADDENDA

- 1. While tracing or single stepping, SUPERMON uses GOIENT (\$83FA) to return to the user program. GOIENT write protects System RAM. If you must trace a program that needs access to System RAM, use a user trace routine and go to GOIENT +3, or remove jumper MM-45 (enables System RAM protect).
- 2. The DEBUG-ON switch bounces, therefore it should not be used to interrupt user programs while using a user trace routine or while OUTVEC points to a user routine. (This will cause recursive interrupts.)
- The audio cassette software will not read or write location \$FFFF. Use \$A67F (\$A600 thru \$A67F is echoed at \$FF80 thru \$FFFF).

### APPENDIX H

### SUPPLEMENTARY INFORMATION

### Changing Automatic Log-On

After power is applied to the SYM, SUPERMON waits for the keyboard or the device connected to PB7 on the 6532 (normally the RS232 device) to become active. PB6 (the current loop device) is ignored because a disconnected current loop always looks active.

If you expect always to log-on a current-loop device, the following jumper change will eliminate the necessity of entering (SHIFT) (JUMP) (1):

Change CC-32 and BB-31 to CC-31 and BB-32

Now the log-on for your current loop device is simply a "Q", entered at the device. (Note that you cannot now log-on automatically to the keyboard unless the current loop device is connected, and powered-up.)

### Using On-Board LED Display

Because of the extensive use of transfer vectors in SUPERMON, the same monitor calls can be used to activate the LED display as for terminal devices. The major difference is that you must call ACCESS (address 8B86) before outputting the first character in order to remove write-protection from the display buffer (DISBUF, address A640 thru A645).

If the SYM-I was logged-on to from the HKB, each call to OUTCHR (address 8A47) will examine the ASCII character in the Accumulator, look up its segment code, shift everything in the display buffer of segment codes left one digit, place the new code in the rightmost digit, and scan the display once.

If the SYM-1 was logged-on to the HKB, each call to INCHR (address 8A1B) will scan the display from the codes in DISBUF continuously until a key is depressed (2 keys in the case of SHIFT keys, 4 in the case of SHIFT ASCII keys). The key will be fully debounced, the beeper beeped, the ASCII or HASHED ASCII code taken from a table, and passed back to the caller in the Accumulator. The Flags will reflect a compare with carriage-return.

### Other useful routines are:

(88AF)	Same as description of INCHR above, but disregard log-on and no compare performed.
OUTDSP (89C1)	Same as description of OUTCHR above, but disregard log-on.
KEYQ (8923)	Test for key depressed on HKB. On return, Z Flag = 1 if key down.
SCAND (8906)	Scan display once from segment codes in DISBUF. On return, Flags reflect call to KEYO.


INSTAT If logged-on to HKB, check for key down (else check for BREAK key).

On return, carry set if key down (or BREAK key). Leading edge of key debounced.

See also chapter 9 for discussion of monitor calls.

### Adding DEBUG Indicator

While using trace routines which turn DEBUG on and off, it is often desirable to have an external indication of the DEBUG state. The addition of an LED and a resistor as follows will achieve this.



U8 is a 14 pin package located above the beeper.

The LED will remain on while DEBUG is on.

### APPENDIX I SY6502 DATA SHEET

### Synertek

5

3050 Coronado Drive, Santa Clara, CA. 95051 (408) 984-8900 TWX 910-338-0135 SY6500

### SY6500 MICROPROCESSORS

### The SY6500 Microprocessor Family Concept ----

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock osscillators and drivers. All of the microprocessors in the SY6500 group are software compatible within the group and are bus compatible with the M6800 product offering.

The family includes five microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for the multi processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz and 2 MHz ("A" suffix on product numbers) maximum operating frequencies.

### Features of the SY6600 Family

Mambace of the Esmily


- . Single five volt supply
- . N channel, silicon gate, depletion load technology
- . Eight bit parallel processing
- . 56 Instructions
- . Decimal and binary arithmetic
- . Thirteen addressing modes
- . True indexing capability
- . Programmable stack pointer
- . Variable length stack
- . Interrupt capability
- . Non-maskable interrupt
- . Use with any type or speed memory
- . Bi-directional Data Bus

- . Instruction decoding and control
- Addressable memory range of up to 65K bytes
- . "Ready" input
- . Direct memory access capability
- . Bus compatible with MC6800
- . Choice of external or on-board clocks
- . IMHz and 2MHz operation
- . On-the-chip clock options
  - \* External single clock input
  - \* RC time base input
  - \* Crystal time base input
- . 40 and 28 pin package versions
- . Pipeline architecture

Microprocessors with
External Two Phase Clock Input
— \$Y8512 — \$Y8513
SY6514 SY6515

### Comments on the Data Sheet

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.



### **MAXIMUM RATINGS**

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	Vcc	-0.3 to +7.0	Vdç
INPUT VOLTAGE	Vin	-0.3 to +7.0	Vdc
OPERATING TEMPERATURE	T <sub>A</sub>	0 to +70	°c
STORAGE TEMPERATURE	T <sub>STG</sub>	-55 to +150	°c


This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.


ELECTRICAL CHARACTERISTICS (Vcc = 5.0V  $\pm$  5%, Vss = 0, TA = 25° C):


 $\emptyset_1$ ,  $\emptyset_2$  applies to SY6512, 13, 14, 15,  $\emptyset_0$  (in) applies to SY6502, 03, 04, 05 and 06


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	THIT
Input High Voltage	v <sub>IH</sub>	Ves + 2.4		. Vcc	Vdc
logic,∮o(in) ∮1,∮2		Vcc - 0.2	-	Vec + 0.25	
Input Low Voltage	V <sub>IL</sub>				Vđc
Logic, \$\vartheta_0 \text{(in)} \$\vartheta_1, \$\vartheta_2\$		Vss - 0.3 Vss - 0.3	<u> </u>	Ves + 0.4 Ves + 0.2	
Input High Threshold Voltage	VIHT				
RES, NMI, RDY, TRQ, Data, S.O.	]	Vss + 2.0		-	Vdc
Input Low Threshold Voltage	V <sub>ILT</sub>		1		
RES, NMT, RDY, TRQ, Data, S.O.	1	-		Vas + 0.8	Vdc
Input Leakage Current (V <sub>in</sub> = 0 to 5.25V, Vec = 0)	r <sub>in</sub>				
Logic (Excl.RDY, S.O.)		-	-	2.5 100	νĄ
6 <sub>1</sub> ,6 <sub>2</sub> 9 <sub>0</sub> (in)		-		10.0	μA μA
Three-State (Off State) Input Current (Vin = 0.4 to 2.4V, Vcc = 5.25V)	I <sub>T\$1</sub>			<u> </u>	μÅ
Data Lines			-	10	
Output High Voltage (I <sub>LOAD</sub> = -100µAdc, Vcc = 4.75V) SYMC,Data,AO-A15,R/W	VOH	Ves + 2.4	_	_	Vdc
Output Low Voltage	V <sub>OL</sub>				
(I <sub>LOAD</sub> = 1.6mAdc, Vcc = 4.75V) SYNC_Data_AO-A15, R/W		-	-	Vas + 0.4	Vdc
Power Dissipation	P <sub>D</sub>	-	. 25	.70	W
Capacitance $(V_{in} = 0, T_A = 25^{\circ}C, f = 1MHz)$	С				₽F
Logic	c <sub>in</sub>	-	-	10	
Data AQ-A15, R/W, SYNC	Cout	-	:	15 12	
ø <sub>o(in)</sub>	C <sub>f</sub> o(in)	-	-	15	
<b>9</b> 1	c <sub>ø₁</sub>	-	30	50	
●2	c <sub>Ø2</sub>	-	50	80	

Moto: IRQ and MMI require 3K pull-up resistors.









Note: "REF." means Reference Points on clocks.

### CLOCK TIMENG - SY6512, 13, 14, 15

CHANACTERISTIC	"Joffh to	2.	Ē		<u>۔</u> لا
Syche Tine	) to !	1000	;	:	nsec
Clock Pulser Midth (9) (Measured at Viv. + 0 2v.) 61	28 (8) 18 Han	02.7 07.1		:	· · · Si ·
Fall Time (Measured from 0,2s to Vol. = 0,2s)	T <sub>F</sub>		***	s;	easu.
Delay Time herayen Clucks (Mesvered at 9 Jet	٩	Ċ	 	:	iaĝu

## CLOCK TIMING - SY6502, 03, 04, 05, 06

CHARACTERISTIC	SYMBOL	MIN	TYP.	YAX.	UNITS
Cycle Time	TCYC	1000	••		su
\$ (IN) Pulse Width (measured at 1.5V)   PWHO	PWH <sub>0</sub>	460	1	520	2
♦ (IN) Rise, Fall Time	TRO, TFO	  - 	:	01	sμ
Delay Time Between Clucks (measured at 3.50)	t o	5		;	56
φι(OUT) Pulse Width (measured at 1.5V)   PWHφ	Рътиф.	PWH <sub>0</sub> 01-20	+	PLH oL	2
\$2(00T) Pulse kidth (measured at 1.5V) PWH62	Pw#42	Putto off 40		PWH¢ oH -10	2
01(0(T): \$2(0(T) Rise, Fall Time (measured .Rt to 2.0 V) 110:ud = 30pf	TR, T <sub>F</sub>	;	:	25	ş

### READ/WRITE TIMES

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from SY6500	TRWS	ł	100	300	SI.
Address Setup Time from SY6500	TADS	  :	100	300	ŝu
Memory Read Access Time	TACC	:		\$78	80
Data Stability Time Period	Tosu	100	:		su .
Data Hold Time - Read	THE	Ę	:		£1.
Data Hold Time - Write	. ₹	  E	9		SU.
Data Setup Time from SY6500	- PBS	   <b>;</b>	8	200	su
RDY, S.O. Setun Time	TRDY	100		-	su.
SYNC Setup Time from SY6500	Jy yo	:	1	350	ηs
Address Hold Time	L VH	ڃ	g i		su
R/W Hold Time	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	E.	5		50

## CLOCK TIMING - SY6512,13,14,15,16

CHARACTERISTIC	IOSKAS	y X	TYP.	MAX.	1187
detle line	215	200			nsec
i Juck Pulse Midth 31 Bedeuted at West 0.2v2 92	FUSH GO	215		:	) agu
Fail Time Influenced from 0 to to Vis 0.201	.a.L	•••		12	The C
Delac Time between Clarks Officered at 9.289	n,	ō		;	מאפנ

## CLOCK TIMING - \$Y6502, 03, 04, 05, 06

CHARACTERISTIC	SYMBOL	MIN.	TYP,	MAX.	UNITS
Cycle Time	CYC	200	1	1	2
o(IN) Pulse Width (measured at (.5V)	ᆫ	240	:	360	ŧ.
\$\displays (1x) Rise, Fall Time	TRA, TFA		1	10	80
Delay Time Between Clocks (measured at 1.5V)	م	\$	;	1	SI.
() (our) Pulse Width (measured at 1.5V) PWHe	Ринф	P¥H001-20	!	Puh oL	ş.
\$2 (OUT) Pulse Width (measured at 1.5V) PKH\$2	Ркяф2	PuHo HoH-40	:	PWH¢oH-10	S
0 (OLT) 0 (OUT) Rise, Fald Time (IGAU = 30pf (measured .8) to 2.0 V) 1 171.	TR, Tr	1	1	25	şu

### READ/URITE TIMING

CHARACTERISTIC	SYMBOL	ZIZ.	TYP.	MAX.	UNITS	
Read/Write Setup Time from SY6500 A	TRWS		100	150	şu	
Address Setup Time from SY6500 A	TADS	1	100	150	รน	
Memory Read Access Time	TACC	:	1	300	şa.	
Data Stability Time Period	Tosu	05	-	:	şū	
Data Hold Time - Read	£	<u>e</u>		1	5E	
Data Hold Time - Write	T.	် ရ	60	1	SE.	
Data Setur Time from SY6500 A	FIG.	:	7.5	100	2	
RDY, S.O. Setun Time	TRAY	ß		:	55	
SYNC Setup Time from SY6500 A	TSYNC	<b>!</b>		175	us.	
Address Hold Time	¥	æ	60	:	กร	
R/W Hold Time		۶	9	1	5	

### Clocks (81. 60)

The SYASIX requires a two phase non-overlappine clock that runs at the Vcc voltage level.

The SVetex clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Details of this feature are discussed in the SVetez portion of this data sheet.

Address Bus (An-A15) (See sections on each micro for respective-address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130pf.

### Data Bus (Do-Do)

Eight pine are used for the deta bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130pf.

### Data Bus Enable (DBE)

This TIL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation BEE would be driven by the phase two (\$\mathfrak{G}\_2\$) clock, thus allowing data output from microprocessor only during \$\mathfrak{G}\_2\$. During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DEE should be held low.

### Ready (RDY)

This input signal allows the user to single cycle the microprocessor on ell cycles accept write cycles. A negative transition to the low state during or coincident with phase one  $(\theta_1)$  will halt the microprocessor with the output address hines reflecting the current address being fatched. This condition will reason through a subsequent phase two  $(\theta_2)$  in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Diract Namory Access (DNA). If Ready is low during a write cycle, it is impored until the following read operation.

### Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined if the interrupt mask fing is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask fing high so that no further interrupts may accur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these sideresses. The RDY signal must be in the high state for may interrupt to be recognized. A RM external resistor should be used for proper wire-OR operation.

### Non-Mackable Interrupt (MMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocestor

WHT is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for TRQ will be performed, regardless of the state interrupt mask flag. The vector address leaded into the progress counter, low and high, are locations FFES and FFES respectively, thereby transferring progress control to the ammorp vector located at these addresses. The instructions losded at these locations cause the sicroprocessor to branch to a non-maskable interrupt routine in memory.

MMI elec requires an externel MES register to Voc for proper wire-OR operations.

Imputs  $\overline{IRQ}$  and  $\overline{MM1}$  are hardware interrupts lines that are sampled during  $\theta_2$  (phase 2) and will begin the appropriate interrupt routine on the  $\theta_1$  (phase 1) following the completion of the current instruction.

### Set Overflow Plag (S.O.)

A HEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of  $\emptyset_1$ .

### SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fatch. The SYMC line goes high during  $\theta_1$  of an OP CODE fatch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\theta_1$  clock pulse in which SYMC sent high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYMC signal can be used to control RDY to cause single instruction execution.

### Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset acquence.

After a eyerem initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goam high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.


### INSTRUCTION SET - ALPHABETIC SEQUENCE

ADC	Add Memory to Accumulator with Carry	DEC	Decrement Homory by One	PHA	Push Accumulator on Stack
AND	"AND" Hemory with Accumulator	DEX	Decrement Index X by One	444	Past Processor Status on Stack
	Shift left One Bit (Hemory or Accumulator)	DEY	Decrement lodex Y by One	PLA	Pull Accumulator from Stack
	,,,		******	PLP	Pull Processor Status from Stack
BCC	Branch on Carry Clear	EOR	"Exclusive-or" Hemory with Accumulator		
BCS	Branch on Carry Set			ROL	Rotate One Bir Left (Hemory or Accumulator)
	Branch on Result Zero	134C -	Increment Memory by One	RO#	Rotate One Bit Right (Memory or Accumulator)
	Test Bits in Memory with Accumulator	1300	Increment Index X by One		Recura from Interrupt
BHI	Branck on Result Minus	INY	Increment Index Y by One	RTS	Return from Subtoutine
BNE	Branck on Result not Zero		·		
BPL	Branch on Result Plus	JHP	Jump to New Location	SBC	Subtract Memory from Accumulator with Borrow
BRK	Porce Break	JSR.	Jump to New Location Saving Return Address	SEC.	Set Carry Flag
BVC	Branch on Overflow Eleer			SED	Set Decimal Hode
B115	Branch on Overflow Set	LDA	load Accumulator with Memory	5E1	Set Interrupt Disable Status
		LDX	Load Index K with Memory	STA	Score Accumulator in Memory
CLC	Clear Carry Flag	LDY	Load Index Y with Memory	STK	Score Index X in Memory
CLD	Clear Decimal Mode	LSR	Shift One Bic Right (Hemory or Accumulator)	STY	Store Index Y in Memory
CLI	Clear Interrupt Disable Bit				
CLV	Clear Overflow Flag	NOP	No Operation	TAX	Imansfer Accumulator to Index X
CHP	Compare Memory and Accomulator			YAY	Trensfer Accumulator to Index Y
CPX	Compare Mensity and Index X	ORA	"OR Memory with Accumulator	TŞX	Transfer Stack Pointer to Index X
CPY	Concare Hemoty and Index Y			TXA	Transfer Index X to Accomulator
				TKS	Transfer Index X to Stack Pointer
				TYA	Transfer Index Y to Accumulator

### **ADDRESSING MODES**


- ACCUMULATOR ADDRESSING This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.
- IMMEDIATE ADDRESSING In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.
- ABSOLUTE ADDRESSING In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.
- ZERO PAGE ADDRESSING The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.
- INDEXED ZERO PAGE ADDRESSING (X, Y indexing) This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.
- INDEXED ABSOLUTE ADDRESSING (X, Y indexing) This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X", and "absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.
- IMPLIED ADDRESSING In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.
- RELATIVE ADDRESSING Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.
  - The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.
- INDEXED INDIRECT ADDRESSING In indexed indirect addressing (referred to as (Indirect,X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.
- INDIRECT INDEXED ADDRESSING In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.
- ABSOLUTE INDIRECT The second byte of the instruction contains the low order eight bits of a memory location.

  The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.



### INSTRUCTION SET - OP CODES, Execution Time, Memory Requirements | MARKENSEE | AGREGATE | MARKENTE **GRIDANI** A N D AAN-A 481 -8 C C SRANCH ON C. S. --BCS BRANCHOM C-1 di 9.0 M ... . . BR K SHANCH ON VIOL 12: BR K SHANCH ON VIOL 12: BY C BRANCH ON VIOL 12: BY C BRANCH ON VIOL 12: BY C BRANCH ON VIOL 12: CLD 0-0 CLI CLY 0-V C P X X M OEC MI+M OEX HI+M OEV VI+7 EQR A+V+A INC M++++ INU X-I+X 1 v . r = v AMP TO NEW LOC J S A Time Fig. 7: JUMP \$UB

		*****	μητ	T	***	ΠF	πM	744	1	T C (V)		nabi, s	10	ļ	<b>**</b> *	() t	q dq	€t,¥	1.44	44. T	т.	<b>#</b> .		-	d 7		MILA	IFFE	F		ţζĬ		144	·		HICH P	юн с	100E
HEMPHIC .	0/1041000	۰,		O*	4	-	OP.		0.	-		90 40		0.0	-	•	OF N		0+	N 3	0#	~	*	o#	~ [	•	× .	1	ŏ	-	٠	D	4	4	2	₹ 0	•	b
	9 - R (II	A2 1	٠,	м	•	3	<b>≈</b>	7	Т	П		П	Т	П	П	╗	Т	Т		Т	П			36	4	<u>-</u>	Т	Т	Т	Γ	Τ	64	1	ž	7	,		
107	44 + 7 III	<b>~•</b> ∶		ac.	4	١,	زامه	1 2	П	П		Ιi		П	ļ	- 1			₩.	٠,	<b> </b>		٠	H	- !		-		ı	ļ	!		1	: 1		,		
	**C	1 1	*	44	6	,		1 2	١.		1			Ш	Ιi	- 1	!		× .	ęþ.	ы	ļ, ļ	4	H		-	-		1	!	:	i			٠			
N Q P	NO OM RATION	1:	1	1	i		- 1		П			14 2	Ь	H		- 1	i	İ		•	Ιi	iΙ	- 1	1	- 5	i	Ţ	1	ı	!	i	ı						
	4 × 24 + A	89 : 2		00		3	95	1 2	1	1			1	e l	•	7	n ja	10	19.	• 🗀	NO.	1.	ч	lr.	٠.	Ъ	.!	Ĺ			<u>:</u> _	L	L		۷.	<i>-</i>		
HA.	4	Г,	'					•	Т	П	Г	4	T	1				,	Г			_				Т	Т	7	Т	1	Ţ	Г						
	p→ v. 51→5			Ι.				1		i		66) 3	()	Ľ	:				1			i		H	:	-1	-	i.	ı	:	i	ı						
LA	5-15 **			1		1		i		1		e# ¦ 4	•	П	i				1		Ι.		1	۱ :		Ţ		1		i		ı			1	,		
1.0	9-1-ap-< bys.—ar-P	٠.	1	1		.		1		Ι.		20 4	٠.	1	i				ı							1	- 7		ı			1			ı	IB( 2.	I DEF	n-
POι	Feet T. Mood.	L		21	٠	ı	76	5 7	24	9		Li		⊥			_	_	ж.	4.2	'n,		٠.	L	_		.↓	<u>:</u>	↓.	Ļ	_	1	٠.		4			
ROR	F20-E	$\Box$	:	ĢΕ	<b>.</b> 6	,	86	5 7	6	2	•		ï	П	1			i	76	6; 2	76	71	3	ŀ '	- 1	-1	4	1	ŀ			Į.	ļ	1	٠.	٠,		
e) III	ther fig 11 \$184 int	1		ı					1	İ		••:s				- 1			1		1							1	Ł			1		- 1		IMI, S	1086	D.
A F &	(See Fig. 2) RTRNs Staff	ļ		1				!	Į			<b>₩</b> 6	•						1		1								П	1		1		- 1				
5 <b>0</b> C	• 44 C → 4 10	£9	,	€9	•	3	E5	7   2	1	Ļ		1	į.		'n	7	•	4 1	15	٠,	1**	1	1	4+	•	3		:	П			1			ľ	, 17		
SEC	1 <del>-</del> C	l							П	į			1	ŀ					1		1			ŀ					ı			1			ı	'		
1 6 0	1 ± 0	١.	÷	1_			Ц	_	┸	∔-		FB 2	<u>.</u>	┸	<u>.</u>	_			┞.		4	_	_	١	_	4	_	+	╀		_	╄			⊢		_	-
5 E +	1 - 1								ı	İ		<b>™</b> 7	•	ı	:						1								П			1			ı		•	
5 1 4	4 + M	Ł		100	•	1	to-	, ,	١.					R1	•	7	ייר		۰,	• 2	*	5 1	١	49:	,	1			П			1		- 1				
\$ F H	1. ~ ₩			м	٠	•	*	) )		1				ı		٠,								ı					П	1		*	•	. * :	1			
\$ T Y	Y + #	ı		*	•	•	84	,		İ				ı		- 1			74	• 1				Ι.					П	i		1						
T # 7	4.7.	上		┸			<u>L</u>	_	┸	1		44.		1		-4	↳	_	┺		٠ـ	_,		<b>⊢</b> .	-	$\rightarrow$	-	-	╄	+		╀	_	٠.	۰	<u> </u>		
1 A Y	A - Y	ı		1			ļ		Į	İ		ļu∎ ¦ a	0						ı						:	-1			ļ	:		1		1	ľ.	1		
1 \$ K	5 🗝 🖣	1 .	ï				ı		Т	ł		en; a						!	ļ			!!			. !	- 1			П	į.		ı			Ľ	1		
1 X A	1 - 4	1	:				ı		Т	i.	٠	64 ; i	11			:	١,		l			: 1			:	- 1			П			ı			ľ	•		
T # \$	x + 1	Ι.				•	١.		1	١.	!	ļ•∧† ≥	١,			!	١.		١.		1	1	1	1		- 1	:			:	ı	ı			١.	,		
<u> </u>		ببا		Ŀ	_	:_	Ь,	_	_	٠.	L	94 . 1	1	1		L.,	_			_	ᅩ	ш	_	_	_:	_	_	٠.	_	_	_	_	٠.	_	٠,	<u>-</u>		
	00 ) TO N' IF FAGE											E 15															•				04 C	μ.						•
(7: A)	DD 110 N'IF BRAN DD 270 N'IF BRAN	CH O	ÇĈU	45 T	0.0	e F F	FRE	VT #	ADE													4.					•		4110						r N4	•		
												A (0)												v							M 4							
141 15	IN DECIMAL MODE	***	6 %	144	***	٥	<b>.</b>					~										41									H							
**	CCUMUS ATOM MUSP	as co	c+C:				-0.	-630	rL1	_		v. u	100									1115								1181		•	_			_		_



SY6502

```
* 65K Addressable Bytes of Memory

* TRQ Interrupt * NMI Interrupt

* On-the-chip Clock

/ TTL Level Single Phase Input

/ RC Time Base Input

/ Crystal Time Base Input

* SYNC Signal


(can be used for single instruction execution)


* RDY Signal


(can be used for single cycle execution)

* Two Phase Output Clock for Timing of Support Chips
```

Features of SY6502







* 8K Addressable Bytes of Memory (AB00-AB12)
* On-the-chip Clock
* TRQ Interrupt
* 8 Bit Bi-Directional Data Bus
Features of SY6504

### SY6505 - 28 Pin Package 28 - \$2(OUT) 27 - \$0(IN) 26 - R/W 25 - DBO 24 - DBI 23 - 0B2 22 - DB3 21 - DB4 RES -Vss - 2 RDY - 3 IRQ - 4 Vcc - 5 ABO - 6 ABI -7 AB2 - 6 20-085 A83 - 9 19 - DB6 18 - DB7 AB4-10 A85 - II A86 - I2 A87 - I3 17 - ABII 16 - AB10 15 - AB9 AB8 -14

SY6505

- \* 4K Addressable Bytes of Memory (AB00-AB11)
- \* On-the-chip Clock
- \* IRQ Interrupt
- \* RDY Signal
- \* 8 Bit Bi-Directional Data Bus

Features of SY6506

```
SY6506 - 28 Pin Package
                                      28 - 02(OUT)
27 - 00(IN)
26 - R/W
25 - D80
24 - 081
23 - D62
22 - D83
21 - D84
20 - D85
                    RES - I
                V11 - 2
Ø<sub>1</sub>(OUT) - 3
                    TRO - 4
                     Vcc -
                               5
                    AB0 - 6
AB1 - 7
                    AB2 - 8
AB3 - 9
                    A84-10
A85-11
                                       19-086
                                       18-087
                                             - ABII
                     AB6-12
                                       17
                    AB7-13
                                        16 - ABIO
                                       15 - AB9
                    AB8-14
```

SY6506

- \* 4K Addressable Bytes of Memory (AB00-AB11)
- \* On-the-chip Clock \* TRQ Interrupt
- \* Two phases off
- \* 8 Bit Bi-Directional Data Bus

Features of SY6506

SY6512 - 40 Pin Packa	nge .
Vss	2 39 9 <sub>2</sub> (OUT) 3 38 + \$0. 3 38 + \$0. 3 38 + \$0. 5 35 + 082 5 35 + 082 6 35 + NC 7 34 + R/W 9 32 + 081 10 31 + 082 11 30 + 083 12 29 + 084 13 28 + 085 14 27 + 086 15 26 + 087 16 25 + A815 17 24 + A814 18 23 + A813 20 21 + Vss
	SY6512


- \* 65K Addressable Bytes of Memory

  \* TRQ Interrupt
- \* NMI Interrupt
- \* RDY Signal

  \* 8 Bit Bi-Directional Data Bus
- \* SYNC Signal
- \* Two phase input


\* Data Bus Enable

Features of SY8512



- \* 4K Addressable Bytes of Memory (AB00-AB11) \* Two phase clock input
- \* IRQ Interrupt
- \* NMI Interrupt
- \* 8 Bit Bi-Directional Data Bus

Features of \$Y6513




\* 8K Addressable Bytes of
Memory (AB00-AB12)

\* Two phase clock input

\* TRQ Interrupt

\* 8 Bit Bi-Directional Data Bus

Features of SY6514



\* 4K Addressable Bytes of
Memory (AB00-AB11)


\* Two phase clock input

\* TRQ Interrupt

\* 8 Bit Bi-Directional Data Bus

Features of SY6515

# TIME BASE GENERATION OF INPUT CLOCK



### APPENDIX J SY6522 DATA SHEET

3050 Coronado Drive, Santa Clara, CA. 95051 (408) 984-8900 TWX 910-338-0135

SY6522


### SY6522 (VERSATILE INTERFACE ADAPTER)

The SY6522 Versatile Interface Adapter (VIA) provides all of the capability of the SY6520. In addition, this device contains a pair of very powerful interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each of these lines can be programmed to act as either an input or an output. Also, several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves and for counting externally generated pulses. To facilitate control of the many powerful features of this chip, the internal registers have been organized into an interrupt flag register, an interrupt enable register and a pair of function control registers.

- Very powerful expansion of basic SY6520 capability.
- N channel, depletion load technology, single +5V Supply.
- Completely static and TTL compatible.

- CMOS compatible peripheral control lines.
- · Expanded "handshake" capability allows very positive control of data transfers between processor and peripheral devices.



### **MAXIMUM RATINGS**

 $\begin{array}{ccccc} \text{Supply Voltage} & & \text{Vcc} & -0.3 \text{ to } +7.0 & \text{Vdc} \\ \text{Input Voltage} & & \text{Vin} & -0.3 \text{ to } +7.0 & \text{Vdc} \\ \text{Operating Temperature Range} & & T_{A} & 0 \text{ to } +70 & ^{\circ}\text{C} \\ \text{Storage Temperature Range} & & T_{stg} & -55 \text{ to } +150 & ^{\circ}\text{C} \\ \end{array}$ 

Symbol

Value


This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

### Electrical Characteristics (VCC = 5.0V $\pm$ 5%, VSS = 0, TA = 0°C to 70°C unless otherwise noted)

Unit

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT
Input high voltage (normal operation)	VIH	+2.4		Vcc	Vdc
Input Low Voltage (normal operation)	VIL	-0.3	-	+0.4	Vdc
Input Leakage current · VIN = 0 to 5 Vdc R/W, RES, RSO, RSI, RS2, RS3, CS1, CS2, CA1, Ф2	IIN	-	±1.0	±2.5	μAdo
Off-state input current - V <sub>IN</sub> = .4 to 2.4 V Vcc = Max, D0 to D7	l <sub>TSt</sub>	_	±2.0	±10	μAdo
Input high current - V <sub>IH</sub> = 2.4 V PAO - PA7, CA2, PBO - PB7, CB1, CB2	IIH	-100	-250	_	μAdo
Input low current - V <sub>IL</sub> = 0.4 Vdc PAO - PA7, CA2, PBO - PB7, CB1, CB2	IIL	_	-1.0	-1.6	mAd
Output high voltage  Vcc = min, I <sub>toad</sub> = -100 µAdc  PAO - PA7, CA2, PBO -PB7, CB1, CB2	V <sub>OH</sub>	2.4	_	ł	Vdc
Output low voltage Vcc = min, I <sub>load</sub> = 1.6 mAdc	VOL	_		+0.4	Vdc
Output high current (sourcing)  VOH = 2.4 V  VOH = 1.5 V, PBO · PB7, CB1, CB2	JOH	-100 -3.0	-1000 -5.0	1 1	μAdo mAdo
Output low current (sinking) VOL = 0.4 Vdc	IOL	1.6	_		mAd
Output leakage current (off state) IRQ	I <sub>off</sub>	-	1.0	10	μAdo
Input capacitance - T <sub>A</sub> = 25°C, f = 1 Mhz R/W, RES, RSO, RS1, RS2, RS3, CS1, CS2 DO - D7, PAO - PA7, CA1, CA2, PBO - PB7,	C <sub>in</sub>	  -  -	<del>-</del>	7.0 10	pF pF
CB1, CB2 Φ2 input		_	_	20	ρF
Output capacitance - T <sub>A</sub> = 25°C, f = 1 Mhz	Cout			10	pF
Power dissipation	Pd	l –	_	1000	MW

Figure 2. READ TIMING CHARACTERISTICS



### **DYNAMIC CHARACTERISTICS**

Read Timing Characteristics (Figure 2, loading 130 pF and one TTL load)

Characteristic	Symbol	Min	Тур	Max	Unit
Cycle time	TCY	1	ı	50	μs
Delay time, address valid to clock positive transition	TACR	180		<u> </u>	пS
Delay time, clock positive transition to data valid on bus	T <sub>CDR</sub>	_	_	395	n\$
Peripheral data setup time	TPCR	300	ı		nS
Data bus hold time	THR	10		-	n\$
Rise and fall time for clock input	TCR	<b>–</b> ′	_	25	nS
	TCF				l

### Write Timing Characteristics (Figure 3)

Characteristic	Symbol	Min	Тур	Max	Unit
Cycle Time	TCY	1	_	50	μS
Enable pulse width	TC	0.47	-	25	μS
Delay time, address valid to clock positive transition	TACW	180	-	_	nS
Delay time, data valid to clock negative transition	TDCW	300	_	_	nS
Delay time, read/write negative transition to clock positive transition	Twcw	180	_	-	n\$_
Data bus hold time	THW	10	ı		n\$
Delay time, Enable negative transition to peripheral data valid	T <sub>CPW</sub>	ŧ	ı	1.0	μS
Delay time, clock negative transition to peripheral data valid CMOS (Vcc - 30%)	TCMOS	_	_	2.0	μS

Figure 3. WRITE TIMING CHARACTERISTICS





Figure 4. I/O TIMING CHARACTERISTICS



### PERIPHERAL INTERFACE CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit
Rise and fall time for CA1, CB1, CA2, and CB2 input signals.	TRF	_	_	1.0	μS
Delay time, clock negative transition to CA2 negative transition (read handshake or pulse mode).	T <sub>CA2</sub>	_	_	1.0	μS
Delay time, clock negative transition to CA2 positive transition (pulse mode).	TRSI	_	_	1.0	μS
Delay time, CA1 active transition to CA2 positive transition (handshake mode).	T <sub>RS2</sub>	-	-	2.0	μS
Delay time, clock positive transition to CA2 or CB2 negative transition (write handshake).	TWHS	,	_	1.0	μS
Delay time, peripheral data valid to CB2 negative transition.	TDC	0	_	1.5	μS
Delay time, clock positive transition to CA2 or CB2 positive transition (pulse mode).	T <sub>RS3</sub>	_	_	1.0	μS
Delay time, CB1 active transition to CA2 or CB2 positive transition (handshake mode).	T <sub>RS4</sub>	_	_	2.0	μS
Delay time, peripheral data valid to CA1 or CB1 active transition (input latching).	TIL	300 -	_	_	пS
Delay time, CBI negative transition to CB2 data valid (internal SR clock, shift out).	TSR1	-	-	300	nS
Delay time, negative transition of CB1 input clock to CB2 data valid (external clock, shift out).	TSR2	-	-	300	nS
Delay time, CB2 data valid to positive transition of CB1 clock (shift in, internal or external clock)	TSR3	-		300	nS
Pulse Width - PB6 Input Pulse	TIPW	2	_		μS
Pulse Width - CB1 Input Clock	TICW	2	_	_	μS
Pulse Spacing - PB6 Input Pulse	IIPS	2	_		μS
Pulse Spacing - CB1 Input Pulse	IICS	2	-	_	μS

### PROCESSOR INTERFACE

This section contains a description of the buses and control lines which are used to interface the SY6522 to the system processor. Electrical parameters associated with this interface are specified elsewhere in this document.

### 1. Phase Two Clock (Φ2)

Data transfers between the SY6522 and the system processor take place only while the Phase Two Clock is high. In addition,  $\Phi$ 2 acts as the time base for the various timers, shift registers, etc. on the chip.

### 2. Chip Select Lines (CS1, CS2)

The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected SY6522 register will be accessed when CS1 is high and CS2 is low.

### 3. Register Select Lines (RS0, RS1, RS2, RS3)

The four Register select lines are normally connected to the processor address bus lines to allow the processor to select the internal SY6522 register which is to be accessed. The sixteen possible combinations access the registers as follows:

RS3	RS2	RS1	RS0	REGISTER	REMARKS
L	L	L	L	ORB, IRB	<u> </u>
L	L	L	Н	ORA, IRA	Controls Handshake
L	L	Н	L	DDRB	
Ļ	L	Н	Н	DDRA	
L	н	L	L	TIL·L	Write Latch Read Counter
L	Н	L	Н	T1C-H	Trigger T1L-L/ T1C-L Transfer
L	Н	Н	L	T1L-L	
L	Н	Н	H	T1L-H	
Н	L	L	L	T2L-L T2C-L	Write Latch Read Counter
Н	L	L	Н	T2C-H	Triggers T2L-L/ T2C-L Transfer
Н	L	Н	L	SR	
Н	L	Н	Н	ACR	
Н	Н	L	L	PCR	
Н	Н	L	Н	IFR	/_
Н	Н	Н	L	IER	
Н	Н	Н	Н	ORA	No Effect on Handshake

NOTE:  $L \le 0.4V$  $H \ge 2.4V$ 

### 4. Read/Write Line (R/W)

The direction of the data transfers between the SY6522 and the system processor is controlled by the R/W line. If R/W is low, data will be transferred out of the processor into the selected SY6522 register (write operation). If R/W is high and the chip is selected, data will be transferred out of the SY6522 (read operation).

### 5. Data Bus (DB0 - DB7)

The 8 bi-directional data bus lines are used to transfer data between the SY6522 and the system processor. The internal drivers will remain in the high-impedance state except when the chip is selected (CSt=H1,  $\overline{CS2}$ =LO), Read/Write is high and the Phase Two Clock is high. At this time, the contents of the selected register are placed on the data bus. When the chip is selected, with Read/Write low and  $\Phi 2 = 1$ , the data on the data bus will be transferred into the selected SY6522 register.

### 6. Reset (RES)

The reset input clears all internal registers to logic 0 (except Ti, T2 and SR). This places all peripheral interface lines in the input state, disables the timers, shift register, etc. and disables interrupting from the chip.

### 7. Interrupt Request (IRQ)

The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1. This output is "open-drain" to allow the interrupt request signal to be "wire-or'ed" with other equivalent signals in the system.

### PERIPHERAL INTERFACE

This section contains a brief description of the buses and control lines which are used to drive peripheral devices under control of the internal SY6522 registers.

### 1. Peripheral A Port (PAO - PA7)

The Peripheral A port consists of 8 lines which can be individually programmed to act as an input or an output under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data can be latched into an internal register under control of the CAI line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode.

### 2. Peripheral A Control Lines (CA1, CA2)

The two peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A Port Input lines. The various modes of operation are controlled by the system processor through the internal control registers. CA1 is a high-impedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.

### 3. Peripheral B Port (PBO - PB7)

The Peripheral B Port consists of 8 bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 3.0 ma at 1.5 VDC in the output mode to allow the outputs to directly drive Darlington transistor switches.

### 4. Peripheral B Control Lines (CB1, CB2)

The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 3.0 ma at 1.5 VDC in the output mode to allow the outputs to directly drive Darlington transistor switches.




Figure 5. PERIPHERAL DATA OUTPUT BUFFERS

### SY6522 OPERATION

This section contains a discussion of the various blocks of logic shown in Figure 1. In addition, the internal operation of the SY6522 is described in detail.

### A. Data Bus Buffers (DB), Peripheral A Buffers (PA), Peripheral B Buffers (PB)

The characteristics of the buffers which provide the required voltage and current drive capability were discussed in the previous section. Electrical parameters for these buffers are specified elsewhere in this document.

### B. Chip Access Control

The Chip Access Control contains the necessary logic to detect the chip select condition and to decode the Register Select inputs to allow accessing the desired internal registers. In addition, the R/W and  $\Phi 2$  signals are utilized to control the direction and timing of data transfers. When writing into the SY6522, data is first latched into a data input register during  $\Phi 2$ . Data is then transferred into the desired internal register during  $\Phi 2$ . Chip Select. This allows the peripheral I/O lines to change states cleanly. When the processor reads the SY6522, data is transferred from the desired internal register directly onto the Data Bus during  $\Phi 2$ .

### C. Port A Registers, Port B Registers

Three registers are used in accessing each of the 8-bit peripheral ports. Each port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA, IRB). When the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit of the Output Register. A 1 in the Output Register causes the pin to go high, and a 0 causes the pin to go low. Data can be written into Output Register bits corresponding to pins which are programmed to act as inputs; however, the pin will be unaffected.

Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferrred onto the Data Bus. With input latching disabled, IRA will always reflect the data on the PA pins. With input latching enabled, IRA will reflect the contents of the Port A prior to setting the CA1 Interrupt Flag (IFR1) by an active transition on CA1.

The IRB register operates in a similar manner. However, for output pins, the corresponding IRB bit will reflect the contents of the Output Register bit instead of the actual pin. This allows proper data to be read into the processor if the output pin is not allowed to go to full voltage. With input latching enabled on Port B, setting CBI interrupt flag will cause the IRB to latch this combination of input data and ORB data until the interrupt flag is cleared.

### D. Handshake Control

The SY6522 allows very positive control of data transfers between the system processor and peripheral devices through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

### Read Handshake

Positive control of data transfers from peripheral devices into the system processor can be accomplished very effectively using "Read" handshaking. In this case, the peripheral device must generate "Data Ready" to signal the processor that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.


In the SY6522, automatic "Read" handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The Data Ready signal will set an internal flag which may interrupt the processor or which can be polled under software control. The Data Taken signal can either be a pulse or a level which is set low by the system processor and is cleared by the Data Ready signal. These options are shown in Figure 6 which illustrates the normal Read Handshaking sequence.

### Write Handshake

The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described in Section A for Read Handshaking. However, for "Write" handshaking, the processor must generate the "Data Ready" signal (through the SY6522) and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the SY6522. CA2 or CB2 acts as a Data Ready Output in either the DC level of pulse mode and CA1 or CB1 accepts the "Data Taken" signal from the peripheral device, setting the interrupt flag and clearing the "Data Ready" output. This sequence is shown in Figure 7.

Figure 6. READ HANDSHAKE TIMING SEQUENCE Φ2 CLOCK DATA AVAILABLE (CA1) IRO OUTPUT! READ IRA OPERATION<sup>2</sup> DATA TAKEN-HANDSHAKE MODE (CA2) DATA TAKEN-PULSE MODE (CA2) NOTES: 1. Signals "data available" to the system processor.

2. R/W = 1, CS2 = 0, CS1 = 1, RS2 = 0, RS3 = 0, RS0 = 1.



### E. Timer 1

Interval Timer T1 consists of two 8-bit latches and a 16-bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at system clock rate, i.e., under control of the clock applied to the Phase Two input pin. Upon reaching zero, an interrupt flag will be set, and IRQ will go low. The timer will then disable any further interrupts, or will automatically transfer the contents of the latches into the counter and will continue to decrement. In addition, the timer can be instructed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is dicussed separately below.

### Writing the Timer 1 Registers

The operations which take place when writing to each of the four T1 addresses are as follows:

RS3	RS2	RS1	RS0	Operation (R/W =L)
L	r. H L		L	Write into low order latch.
				Write into high order latch.
L	н	L	Н	Write into high order counter. Transfer low order latch into low order counter. Reset T1 interrupt flag.
L	H	Н	L	Write into low order latch.
L	L H H		н	Write into high order latch. Reset T1 interrupt flag.

Note that the processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter. In fact, it may not be necessary to write to the low order counter in some applications since the timing operation is triggered by writing to the high order counter.

The second set of addresses allows the processor to write into the latch register without affecting the count-down in progress. This is discussed in detail below.

### Reading the Timer 1 Registers

For reading the Timer 1 registers, the four addresses relate directly to the four registers as follows.

RS3	RS2	RSI	RS0	Operation (R/W = H)				
L	Н	L	L	Read T1 low order counter. Reset T1 interrupt flag.				
L L	Н	L	Н	Read T1 high order counter.				
L	Н	H	L	Read T1 low order latch.				
L	Н	H	Н	Read T1 high order latch.				

### **Timer 1 Operating Modes**

Two bits are provided in the Auxiliary Control Register to allow selection of the T1 operating modes. These bits and the four possible modes are as follows:

ACR7 Output Enable	ACR6 "Free-Run" Enable	Mode
0	0	Generate a single time-out interrupt each time T1 is loaded. PB7 disabled.
0	ī	Generate continuous interrupts. PB7 disabled.
1	0	Generate a single interrupt and an output pulse on PB7 for each T1 load operation.
1	1	Generate continuous interrupts and a square wave output on PB7.

### TIMER 1 ONE-SHOT MODE


The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the "write T1C-H" operation and generation of the processor interrupt is a direct function of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled (ACR7=1) a "write T1C-H" operation will cause PB7 to go low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.

### NOTE

PB7 will act as an output if DDRB7 = 1 or if ACR7 = 1. However, if both DDRB7 and ACR7 are logic 1, PB7 will be controlled from Timer I and ORB7 will have no effect on the pin.

In the one-shot mode, writing into the high order latch has no effect on the operation of Timer 1. However, it will be necessary to assure that the low order latch contains the proper data before initiating the count-down with a "write TIC-H" operation. When the processor writes into the high order counter, the TI interrupt flag will be cleared, the contents of the low order latch will be transferred into the low order counter, and the timer will begin to decrement at system clock rate. If the PB7 output is enabled, this signal will go low on the phase two following the write operation. When the counter reaches zero, the TI interrupt flag will be set, the TRQ pin will go low (interrupt enabled), and the signal on PB7 will go high. At this time the counter will continue to decrement at system clock rate. This allows the system processor to read the contents of the counter to determine the time since interrupt. However, the TI interrupt flag cannot be set again unless it has been cleared as described elsewhere in this specification.

Timing for the SY6522 interval timer one-shot modes is shown in figure 8.




### TIMER 1 FREE-RUNNING MODE

The most important advantage associated with the latches in T1 is the ability to produce a continuous series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "free-running" mode.

In the free-running mode (ACR6 = 1), the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out, the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described below. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out.

All interval timers in the SY6500 family devices are "re-triggerable". Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next time-out period. This capability is particularly valuable in the free-running mode with the output enabled. In this mode, the signal on PB7 is inverted and the interrupt flag is set with each time-out. By responding to the interrupts with new data for the latches, the processor can determine the period of the next half cycle during each half cycle of the output signal on PB7. In this manner, very complex waveforms can be generated. Timing for the free-running mode is shown in Figure 9.

Figure 9. TIMER 1 "FREE-RUNNING" MODE



### F. Timer 2

Timer 2 operates as an interval timer (in the "one-shot" mode only), or as a counter for counting negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write-only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high order counter. The counter registers act as a 16-bit counter which decrements at  $\Phi$ 2 rate.

Timer 2 addressing can be summarized as follows:

RS3	RS2	RS1	RS0	R/W = 0	R/W = 1
Н	L	L	L	Write T2L-L	Read T2C-L Clear Interrupt flag
Н	L	L	Н	Write T2C-H Transfer T2L-L to T2C-L Clear Interrupt flag	Read T2C-H


### Timer 2 Interval Timer Mode

As an interval timer, T2 operates in the "one-shot" mode similar to Timer 1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H. Timing for this operation is shown in Figure 8.

### Timer 2 Pulse Counting Mode

In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. Timing for this mode is shown in Figure 10. The pulse must be low on the leading edge of  $\Phi$ 2.

Figure 10. TIMER 2 PULSE COUNTING MODE



### G. Shift Register

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.

The control bits which select the various shift register operating modes are located in the Auxiliary Control Register. These bits can be set and cleared by the system processor to select one of the operating modes discussed in the following paragraphs.

### Shift Register Input Modes

Bit 4 of the Auxiliary Control Register selects the input or output modes. There are three input modes and four output modes, differing primarily in the source of the pulses which control the shifting operation. With ACR4 = 0 the input modes are selected by ACR3 and ACR2 as follows:

ACR4	ACR3	ACR2	Mode
0	0	0	Shift Register Disabled
0	0	1	Shift in under control of Timer 2
0	<u> </u>	0	Shift in at System Clock Rate.
0	1	1	Shift in under control of external
			input pulses


### Mode 000 - Shift Register Disabled

The 000 mode is used to disable the Shift Register. In this mode the microprocessor can write or read the SR, but the shifting operation is disabled and operation of CB1 and CB2 is controlled by the appropriate bits in the Peripheral Control Register (PCR). In this mode the SR Interrupt Flag is disabled (held to a logic 0).

### Mode 001 - Shift in Under Control of Timer 2


In this mode the shifting rate is controlled by the low order 8 bits of T2. Shift pulses are generated on the CBI pin to control shifting in external devices. The time between transitions of this output clock is a function of the system clock period and the contents of the low order T2 latch.

The shifting operation is triggered by writing or reading the shift register. Data is shifted first into the low order bit of SR and is then shifted into the next higher order bit or the shift register on the trailing edge of each clock pulse. As shown in Figure 11, the input data should change before the leading edge of the clock pulse. This data is loaded into the shift register during the system clock cycle following the trailing edge of the clock pulse. After 8 clock pulses, the shift register interrupt flag will be set and IRQ will go low.



### Mode 010 - Shift in at System Clock Rate


In this mode the shift rate is a direct function of the system clock frequency. CB1 becomes an output which generates shift pulses for controlling external devices. Timer 2 operates as an independent interval timer and has no effect on SR. The shifting operation is triggered by reading or writing the Shift Register. Data is shifted first into bit 0 and is then shifted into the next higher order bit of the shift register on the trailing edge of each clock pulse. After 8 clock pulses, the shift register interrupt flag will be set, and the output clock pulses on CB1 will stop.



### Mode 011 - Shift in Under Control of External Clock

In this mode CBI becomes an input. This allows an external device to load the shift register at its own pace. The shift register counter will interrupt the processor each time 8 bits have been shifted in. However, the shift register counter does not stop the shifting operation; it acts simply as a pulse counter. Reading or writing the Shift Register resets the Interrupt flag and initializes the SR counter to count another 8 pulses.

Note that the data is shifted during the first system clock cycle following the leading edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high. Timing for this operation is shown in Figure 13.



### Shift Register Output Modes

The four Shift Register Output Modes are selected by setting the Input/Output Control Bit (ACR4) to a logic 1 and then selecting the specific output mode with ACR3 and ACR2. In each of these modes the Shift Register shifts data out of bit 7 to the CB2 pin. At the same time the contents of bit 7 are shifted back into bit 0. As in the input modes, CB1 is used either as an output to provide shifting pulses out or as an input to allow shifting from an external pulse. The four modes are as follows:

ACR4	ACR3	ACR2	Mode
1	0	0	Shift out - Free-running mode. Shift rate controlled by T2.
1	0	1	Shift out - Shift rate controlled by T2. Shift pulses generated on CB1.
1	1	0	Shift out at system clock rate.
;	1	1	Shift out under control of an external pulse.


### Mode 100 Free-Running Output

This mode is very similar to mode 101 in which the shifting rate is set by T2. However, in mode 100 the SR Counter does not stop the shifting operation. Since the Shift Register bit 7 (SR7) is recirculated back into bit 0, the 8 bits loaded into the shift register will be clocked onto CB2 repetitively. In this mode the shift register counter is disabled.

### Mode 101 - Shift out Under Control of T2

In this mode the shift rate is controlled by T2 (as in the previous mode). However, with each read or write of the shift register the SR Counter is reset and 8 bits are shifted onto CB2. At the same time, 8 shift pulses are generated on CB1 to control shifting in External devices. After the 8 shift pulses, the shifting is disabled, the SR Interrupt Flag is set and CB2 goes to a state determined by the CB2 Control bit (PC5) in the Peripheral Control Register.


The CB2 Control bits (PC7, PC6, and PC5) must be used to set CB2 to a manual output selecting either a high or low polarity. If the shift register is reloaded before the last time-out, the shifting will continue. This sequence is illustrated in Figure 14.



### Mode 110 - Shifting out at System Clock Rate

In this mode the shift register operation is similar to that shown in Figure 11. However, the shifting rate is a function of the system clock on the chip enable pin  $(\Phi 2)$  and is independent of T2. Timer 2 resumes its normal function as an independent interval timer. Figure 15 illustrates the timing sequence for mode 110.

Figure 15. SHIFTING OUT UNDER CONTROL OF SYSTEM CLOCK



1. Data out determined by CB2 control in PCR.

### Mode 111 - Shift out under Control of an External Pulse

In this mode, shifting is controlled by pulses applied to the CB1 pin by an external device. The SR counter sets the SR Interrupt flag each time it counts 8 pulses but it does not disable the shifting function. Each time the microprocessor writes or reads the shift register, the SR Interrupt flag is reset and the SR counter is initialized to begin counting the next 8 shift pulses on pin CB1. After 8 shift pulses, the interrupt flag is set. The microprocessor can then load the shift register with the next byte of data.

WRITE SR OPERATION
INPUT CLK (CB1)
OUTPUT DATA (CB2)

Figure 16. SHIFTING OUT UNDER CONTROL OF EXTERNAL CLOCK

### H. Interrupt Control

Controlling interrupts within the SY6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signalling to the processor that an active interrupt exists within the chip. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.

Associated with each interrupt flag is an interrupt enable bit. This bit can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic l by an interrupting condition, and the corresponding interrupt enable bit is set to a l, the Interrupt Request Output  $(\overline{lRQ})$  will go low.  $\overline{lRQ}$  is an "open-collector" output which can be "wire-or'ed" with other devices in the system to interrupt the processor.

In the SY6522, all the interrupt flags are contained in one register. In addition, bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows very convenient polling of several devices within a system to locate the source of an interrupt.

REGISTER	REGISTER BIT							
NAME	. 7	6	5	4	3	2	1	0
Interrupt Flag Register (IFR)	IRQ	<b>T</b> 1	<b>T</b> 2	CB1	CB2	SR	CA1	CA2
Interrupt Enable Register (IER)	Set/ clear control	Tl	<b>T</b> 2	CB1	CB2	SR	CAī	CA2

### Interrupt Flag Register

The IFR is a read/bit-clear register. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the  $\overline{IRQ}$  output. This bit corresponds to the logic function: IRQ = IFR6 x IER6 + IFR5 x IER5 + IFR4 x IER4 + IFR3 x IER3 + IFR2 x IER2 + IFR1 x IER1 + IFR0 x IER0. Note: X = logic AND, + = Logic OR.

Bits six through zero are latches which are set and cleared as follows:

Bit #	Set by	Cleared By
0	Active transition of the signal on the CA2 pin.	Reading or writing the A port Output Register (ORA) using address 0001.
1	Active transition of the signal on the CA1 pin.	Reading or writing the A Port Output Register (ORA) using address 0001.
2	Completion of eight shifts.	Reading or writing the Shift Register.
3	Active transition of the signal on the CB2 pin.	Reading or writing the B Port Output Register.
4	Active transition of the signal on the CB1 pin.	Reading or writing the B Port Output Register.
5	Time-out of Timer 2.	Reading T2 low order counter. Writing T2 high order counter.
6	Time-out of Timer 1.	Reading T1 low order counter. Writing T1 high order counter.

The IFR bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts as discussed in the next section.

### Interrupt Enable Register (IER)

For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished by writing to address 1110 (IER address). If bit 7 of the data placed on the system data bus during this write operation is a 0, each 1 in bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected.

Setting selected bits in the Interrupt Enable Register is accomplished by writing to the same address with bit 7 in the data word set to a logic 1. In this case, each 1 in bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows very convenient control of the interrupts during system operation.

In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the R/W line high. Bit 7 will be read as a logic 0.

#### I. Function Control

Control of the various functions and operating modes within the SY6522 is accomplished primarily through two registers, the Peripheral Control Register (PCR) and the Auxiliary Control Register (ACR). The PCR is used primarily to select the operating mode for the four peripheral control pins. The Auxiliary Control Register selects the operating mode for the interval timers (T1, T2), and the serial port (SR).

#### Peripheral Control Register

The Peripheral Control Register is organized as follows:

Bit #	7	6	5	4	3	2	1	0
Function		CB2 Control		CB1 Control		CA2 Control		ÇA1 Control

Each of these functions is discussed in detail below.

#### 1. CA1 Control

Bit 0 of the Peripheral Control Register selects the active transition of the input signal applied to the CA1 interrupt input pin. If this bit is a logic 0, the CA1 interrupt flag will be set by a negative transition (high to low) of the signal on the CA1 pin. If PCR0 is a logic 1, the CA1 interrupt flag will be set by a positive transition (low to high) of this signal.

#### 2. CA2 Control

The CA2 pin can be programmed to act as an interrupt input or as a peripheral control output. As an input, CA2 operates in two modes, differing primarily in the methods available for resetting the interrupt flag. Each of these two input modes can operate with either a positive or a negative active transition as described above for CA1.

In the output mode, the CA2 pin combines the operations performed on the CA2 and CB2 pins of the SY6522. This added flexibility allows processor to perform a normal "write" handshaking in a system which uses CB1 and CB2 for the serial operations described above. The CA2 operating modes are selected as follows:

PCR3	PCR2	PCR1	Mode
0	0	0	Input mode—Set CA2 interrupt flag (IFR0) on a negative transition of the input signal. Clear IFR0 on a read or write of the Peripheral A Output Register.
0	0	1	Independent interrupt input mode—Set IFRO on a negative transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 Interrupt flag.
0	1	0	Input mode—Set CA2 interrupt flag on a positive transition of the CA2 input signal. Clear IFRO with a read or write of the Peripheral A Output Register.
0	1	1	Independent Interrupt input mode—Set IFRO on a positive transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag.
1	0	0	Handshake output mode-Set CA2 output low on a read or write of the Peripheral A Output Register. Reset CA2 high with an active transition on CA1.
1	0	1	Pulse Output mode-CA2 goes low for one cycle following a read or write of the Peripheral A Output Register.
1	1	0	Manual output mode-The CA2 output is held low in this mode.
1	1	1	Manual output mode-The CA2 output is held high in this mode.

In the independent input mode, writing or reading the ORA register has no effect on the CA2 interrupt flag. This flag must be cleared by writing a logic 1 into the appropriate IFR bit. This mode allows the processor to handle interrupts which are independent of any operations taking place on the peripheral I/O ports.

The handshake and pulse output modes have been described previously. Note that the timing of the output signal varies slightly depending on whether the operation is initiated by a read or a write.

#### 3. CB1 Control

Control of the active transition of the CB1 input signal operates in exactly the same manner as that described above for CA1. If PCR4 is a logic 0 the CB1 interrupt flag (1FR4) will be set by a negative transition of the CB1 input signal and cleared by a read or write of the ORB register. If PCR4 is a logic 1, 1FR4 will be set by a positive transition of CB1.

If the Shift Register function has been enabled, CB1 will act as an input or output for the shift register clock signals. In this mode the CB1 interrupt flag will still respond to the selected transition of the signal on the CB1 pin.

#### 4. CB2 Control

With the serial port disabled, operation of the CB2 pin is a function of the three high order bits of the PCR. The CB2 modes are very similar to those decribed previously for CA2. These modes are selected as follows:

PCR7	PCR6	PCR5	Mode
0	0	0	Interrupt input mode—Set CB2 interrupt flag (IFR3) on a negative transition of the CB2 input signal. Clear IFR3 on a read or write of the Peripheral B Output Register.
0	0	1	Independent interrupt input mode—Set IFR3 on a negative transition of the CB2 input signal. Reading or writing ORB does not clear the interrupt flag.
0	1	0	Input mode—Set CB2 interrupt flag on a positive transition of the CB2 input signal.  Clear the CB2 interrupt flag on a read or write of ORB.
0	1	1	Independent input mode—Set IFR3 on a positive transition of the CB2 input signal. Reading or writing ORB does not clear the CB2 interrupt flag.
1	0	0	Handshake output mode—Set CB2 low on a write ORB operation. Reset CB2 high with an active transition of the CB1 input signal.
1	0	1	Pulse output mode-Set CB2 low for one cycle following a write ORB operation.
1	1	O	Manual output mode.—The CB2 output is held low in this mode.
· 1	1	1	Manual output mode—The CB2 output is held high in this mode.

#### AUXIALIARY CONTROL REGISTER

Many of the functions in the Auxiliary Control Register have been discussed previously. However, a summary of this register is presented here as a convenient reference for the SY6522 user. The Auxiliary Control Register is organized as follows:

Bit #	7	6	5	4	3	2	1	0
Function	1 '	f I ntrol	T2 Control	Sì	nift Regis Control		PB Latch Enable	PA Latch Enable

#### 1. PA Latch Enable

The SY6522 provides input latching on both the PA and PB ports. In this mode, the data present on the peripheral A input pins will be latched within the chip when the CA1 interrupt flag is set. Reading the PA port will result in these latches being transferred into the processor. As long as the CA1 interrupt flag is set, the data on the peripheral pins can change without affecting the data in the latches. This input latching can be used with any of the CA2 input or output modes.

It is important to note that on the PA port, the processor always reads the data on the peripheral pins (as reflected in the latches). For output pins, the processor still reads the latches. This may or may not reflect the data currently in the ORA. Proper system operation requires careful planning on the part of the system designer if input latching is combined with output pins on the peripheral ports.

Input latching is enabled by setting bit 0 in the Auxiliary Control Register to a logic 1. As long as this bit is a 0, the latches will directly reflect the data on the pins.

#### 2. PB Latch Enable

Input latching on the PB port is controlled in the same manner as that described for the PA port. However, with the peripheral B port the input latch will store either the voltage on the pin or the contents of the Output Register (ORB) depending on whether the pin is programmed to act as an input or an output. As with the PA port, the processor always reads the input latches.

#### 3 Shift Register Control

The Shift Register operating mode is selected as follows:

ACR4	ACR3	ACR2	Mode
0	0	0	Shift Register Disabled.
0	0	1	Shift in under control of Timer 2.
0	1	0	Shift in under control of system clock.
0	1	1	Shift in under control of external clock pulses.
1	0	0	Free-running output at rate determined by Timer 2.
I	0	1	Shift out under control of Timer 2.
ì	1	0	Shift out under control of the system clock.
1	1	1	Shift out under control of external clock pulses.

#### 4. T2 Control

Timer 2 operates in two modes. If ACR5 = 0, T2 acts as an interval timer in the one-shot mode. If ACR5 = 1, Timer 2 acts to count a predetermined number of pulses on pin PB6.

#### 5. T1 Control

Timer 1 operates in the one-shot or free-running mode with the PB7 output control enabled or disabled. These modes are selected as follows:

ACR7	ACR6	Mode
0	0	One-shot mode-Output to PB7 disabled
0	1	Free-running mode—Output to PB7 disabled.
1	0	One-shot mode—Output to PB7 enabled.
1	1	Free-running mode—Output to PB7 enabled.

#### APPLICATION OF THE \$Y6522

The SY6522 represents a significant advance in general-purpose microprocessor I/O. Unfortunately, its many powerful features, coupled with a set of very flexible operating modes, cause this device to appear to be very complex at first glance. However, a detailed analysis will show that the VIA is organized to allow convenient control of these powerful features. This section seeks to assist the system designer in his understanding of the SY6522 by illustrating how the device can be used in microprocessor-based systems.

#### A. Control of the \$Y6522 Interrupts

Organization of the SY6522 interrupt flags into a single register greatly facilitates the servicing of interrupts from this device. Since there is only one IRQ output for the seven possible sources of interrupt within the chip, the processor must examine these flags to determine the cause of an interrupt. This is best accomplished by first transferring the contents of the flag register into the accumulator. At this time it may be necessary to mask off these flags which have been disabled in the Interrupt Enable Register. This is particularly important for the edge detecting inputs where the flags may be set whether or not the interrupting function has been enabled. Masking off these flags can be accomplished by performing an AND operation between the IER and the accumulator or by performing an "AND IMMEDIATE". The second byte of this AND # instruction should specify those flags which correspond to interrupt functions which are to be serviced.

If the N flag is set after these operations, an active interrupt exists within the chips. This interrupt can be detected with a series of shift and branch instructions.

Clearing interrupt flags is accomplished very conveniently by writing a logic 1 directly into the appropriate bit of the Interrupt Flag Register. This can be combined with an interrupt enable or disable operation as follows:

LDA #@10010000 ; initialize accumulator STA IFR ; clear interrupt flag STA IER ; set interrupt enable flag

or:

LDA #@00001000 ; initialize accumulator STA IFR ; clear interrupt flag STA IER ; disable interrupt

Another very useful technique for clearing interrupt flags is to simply transfer the contents of the flag register back into this register as follows:

LDA IFR

; transfer IFR to accumulator

STA IFR

; clear flags corresponding to active interrupts

After completion of this operation the accumulator will still contain the interrupt flag information. Most important, writing into the flag register clears only those flags which are already set. This eliminates the possibility of inadvertently clearing a flag while it is being set.

#### B. Use of Timer 1

Timer 1 represents one of the most powerful features of the SY6522. The ability to generate very evenly spaced interrupts and the ability to control the voltage on PB7 makes this timer particularly valuable in various timing, data detection and waveform generation applications.

#### **Time-of-Day Clock Applications**

An important feature of many systems is the time-of-day clock. In microprocessor-based systems the time of day is usually maintained in memory and is updated in an interrupt service routine. A regular processor interrupt will then assure that this time of day will always be available when it is needed in the main program.

Generating very regular interrupts using previously available timers presented difficulties because of the need to re-load the timer for each interrupt. Unfortunately, the time between the interrupts will fluctuate due to variations in the interrupt response time. This problem is eliminated in the Timer I "free-running" mode. The accuracy of these "free-running" interrupts is only a function of the system clock and is not affected by interrupt response time.

#### **Asynchronous Data Detection**

The extraction of clock and data information from serial asynchronous ASCII signals or from any single channel data recording device relies on the ability to establish accurate strobes. As discussed previously, the period of these strobes can be seriously affected by the interrupt response time using conventional timers. However, T1 again allows generation of very accurate interrupts. The processor responds to these interrupts by strobing the input data. The ability to reload the T1 latches without affecting the count-down in progress is very useful in this application. This allows the strobe time to be doubled or halved during data detection. This sequence of operation is as follows:





Figure 17. DETECTING ASYNCHRONOUS DATA USING TIMER 1

#### Waveform Generation with Timer 1

In addition to generating processor interrupts, Timer 1 can be used to control the output voltage on peripheral pin PB7 (output mode). In this mode a single negative pulse can be generated on PB7 (one-shot mode) or, in the free-running mode, a continuous waveform can be generated. In this latter mode the voltage on PB7 will be inverted each time T1 times out.

A single solenoid can be triggered very conveniently in the one-shot mode if the PB7 signal is used to control the solenoid directly. With this configuration the solenoid can be triggered by simply writing to T1C-H.


Generating very complex waveforms can be a simple problem if T1 is used to control PB7 in the free-running mode. During any count-down process the latches can be loaded to determine the length of the next count-down period. Figure 18 shows this timing sequence for generating ASCII serial data.



- 1. Load T into T1 counter and latch. Load T into T2 to trigger T1 latch reload.
- 2. Load 2T into T1 latch during this bit time. Load 2T into T2, as before.
- Load T into T1 latch anytime during this period. Load NT into T2. N = number of 1's or 0's which follow.
- A series of 1's and 0's will be generated until the T1 latch is again changed. Note that the
  use of T2 to control reloading the T1 latch eliminates the need to interrupt on each transition.

An application where this mode of operation is also very powerful is in the generation of bi-phase encoded data for tape or disk storage. This encoding technique and the sequence of operations which would take place are illustrated in Figure 19.


These applications represent only a tiny portion of the potential T1 applications. Some other possibilities are pulse width modulation waveforms, sound generation for video games, A/D techniques requiring very accurate pulse widths, and waveform synthesis in electronic games.



- 1. Load T1 counter and latch.
- 2. Shift T1 latch one bit to the right during this period.
- 3. Shift T1 latch left during this period.
- 4. Shift T1 latch right during this period.

Note that T1 must be accessed only when the output data changes. A string of 1's or 0's can be generated without processor intervention.

Figure 22, EXPANDING SYSTEM I/O USING SHIFT REGISTER





#### Clock Generation Using the Shift Register

In all output modes the data shifted out of bit 7 will also be shifted into bit 0. For this reason the Shift Register need not be re-loaded if the same data is to be shifted out each time. A Shift Register read operation can be used to trigger the shifting operation.

This capability is very useful for generating peripheral clocks in the continuous output mode. This mode allows an 8-bit pattern to be shifted out continuously. This is illustrated in Figure 23. Note that in this mode the shifting operation is controlled by Timer 2. A single bit time can therefore be up to 256 clock cycles in length.

Figure 23. CLOCK GENERATION USING SR FREE-RUNNING MODE






#### Using the SY6522 Shift Register


The Shift Register in the SY6522 is designed primarily as a synchronous serial communications port for distributed systems. These systems can be either single-processor with distributed peripheral controllers or distributed processor systems. The most important characteristic of the Shift Register in these applications is its ability to transfer information at relatively slow data rates to allow the use of R-C noise suppression techniques. This transfer can be accomplished while the processor is servicing other aspects of the system. An example of a simple 2-processor distributed system is shown in Figure 20. Use of the SY6522 Shift Register allows effective communication between the two systems without the use of relatively complex asynchronous communications techniques.

Figure 20. USING SHIFT REGISTER FOR INTER-SYSTEM COMMUNICATION



In a system with distributed peripherals, the Shift Register can be used to transfer data to the peripheral interface devices. This is illustrated in Figure 21 for a system with a number of distributed status displays. These displays are serviced by stand-alone controllers which actuate the lamps in the status displays with simple drivers. The data and clock lines are wired in parallel to each unit. In addition, a single SY6522 peripheral port allows selection of the display to be loaded. These select lines can be eliminated if all displays are to contain the same information. With the system shown, the status display can be updated at any time by simply selecting the desired display and then writing to the Shift Register.

Figure 21. USING THE SHIFT REGISTER FOR SERVICING REMOTE STATUS DISPLAYS



Remote input devices can be serviced in much the same manner by shifting data into the Shift Register under control of a peripheral port output as shown in Figure 21. Each set of input switches can be polled by first selecting the set to be polled and then triggering the shifting operation with a Shift Register read operation. A shift register interrupt can be used to cause the processor to read the resulting input information after shifting is complete.

The techniques described above can be utilized to expand I/O capability in a microprocessor based system. In a system with many status lamps or many input switches, simple TTL shift registers will provide the necessary I/O in a very cost effective manner. This is illustrated in Figure 22.

# APPENDIX K SY6532 DATA SHEET

# Synertek


5

3050 Coronado Drive, Santa Clara, CA. 95051 (408) 984-8900 TWX 910-338-0135 SY6532

#### SY6532 (RAM, I/O, TIMER ARRAY)

The SY6532 is designed to operate in conjuction with the SY6500 Microprocessor Family. It is comprised of a 128 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- · Programmable Interval Timer Interrupt
- · TTL & CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- · High Impedance Three-State Data Pins



#### **MAXIMUM RATINGS**


RATING	SYMBOL	VOLTAGE	UNIT
Supply Voltage	Vcc	3 to +7.0	V
Input/Output Voltage	V <sub>IN</sub>	3 to +7.0	V
Operating Temperature Range	ТОР	0 to 70	°C
Storage Temperature Range	TSTG	-55 to +150	°C

### ELECTRICAL CHARATERISTICS ( $V_{CC} = 5.0V \pm 5\%$ , $V_{SS} = 0V$ , $T_A = 25^{\circ}$ C)


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	VIH	V <sub>SS</sub> + 2.4		vcc	v
Input Low Voltage	VIL	V <sub>SS</sub> 3		V <sub>SS</sub> + .4	V
Input Leakage Current; $V_{IN} = V_{SS} + 5V$ AØ-A6, RS, R/W, RES, Ø2, CS1, CS2	IIN		1.0	2.5	μА
Input Leakage Current for High Impedance State (Three State); VIN = .4V to 2.4V; DØ-D7	<sup> </sup> TSI		±1.0	±10.0	μА
Input High Current; V <sub>IN</sub> = 2.4V PAØ-PA7, PBØ-PB7	HII	-100.	<b>-</b> 300.		μΑ
Input Low Current; VIN = .4V PAØ-PA7, PBØ-PB7	IIL		-1.0	−i.6	MA
Output High Voltage $V_{CC} = MIN, I_{LOAD} \le -100\mu A (PAØ-PA7, PBØ-PB7, DØ-D7)$ $I_{LOAD} \le 3 MA (PBØ-PB7)$	V <sub>OH</sub>	V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 1.5			V
Output Low Voltage VCC = MIN, ILOAD ≤ 1.6MA	VOL			V <sub>SS</sub> + .4	٧
Output High Current (Sourcing);  VOH ≥ 2.4V (PAØ-PA7, PBØ-PB7, DØ-D7)  ≥ 1.5V Available for direct transistor drive (PBØ-PB7)	10Н	-100 3,0	-1000 5.0		μA MA
Output Low Current (Sinking); VOL ≤ .4V	IOL	1.6			MA
Clock Input Capacitance	CClk			30	pf
Input Capacitance	ClN			10	pf
Output Capacitance	COUT			10	pf
Power Dissipation	Icc		100	125	mA

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

#### WRITE TIMING CHARACTERISTICS



#### READ TIMING CHARACTERISTICS



#### WRITE TIMING CHARACTERISTICS

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Clock Period	TCYC	1			μS
Rise & Fall Times	TR, TF			25	NS
Clock Pulse Width	TC	470			NS
R/W valid before positive transition of clock	TWCW	180			NS
Address valid before positive transition of clock	TACW	180			NS
Data Bus valid before negative transition of clock	TDCW	300			NS
Data Bus Hold Time	THW	10			NS
Peripheral data valid after negative transition of clock	TCPW			1	μS
Peripheral data valid after negative transition of clock driving CMOS (Level = V <sub>CC</sub> = 30%)	TCMOS	Ü		2	μS

#### **READ TIMING CHARACTERISTICS**

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
R/W valid after positive transition of clock	TWCR	180		1	NS
Address valid before positive transition of clock	TACR	180			NS
Peripheral data valid before positive transition of clock	TPCR	300			NS
Data Bus valid after positive transition of clock	TCDR			395	NS
Data Bus Hold Time	THR	10			NS
IRQ (Interval Timer Interrupt) valid before positive transition of clock	TIC	200			NS

Loading = 30 pf + 1 TTL load for PAØ-PA7, PBØ-PB7 = 130 pf + 1 TTL load for DØ-D7

#### INTERFACE SIGNAL DESCRIPTION

#### Reset (RES)

During system initialization a Logic "0" on the RES input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the RES signal. The RES signal must be held low for at least one clock period when reset is required.

#### Input Clock

The input clock is a system Phase Two clock which can be either a low level clock (V<sub>IL</sub> < 0.4, V<sub>IH</sub> > 2.4) or high level clock (V<sub>IL</sub> < 0.2, V<sub>IH</sub> = Vcc  $^{+,3}_{-2}$ ).

#### Read/Write (R/W)

The R/W signal is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the SY6532. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the SY6532. A low on the R/W pin allows a write (with proper addressing) to the SY6532.

#### Interrupt Request (IRQ)

The  $\overline{IRQ}$  pin is an interrupt pin from the interrupt control logic. It will be normally high with a low indicating an interrupt from the SY6532.  $\overline{IRQ}$  is an open-drain output, permitting several units to be wire-or'ed to the common  $\overline{IRQ}$  microprocessor input pin. The  $\overline{IRQ}$  pin may be activated by a transition on PA7 or timeout of the interval timer.

#### Data Bus (D0-D7)

The SY6532 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

#### Peripheral Data Ports

The SY6532 has 16 pins available for peripheral I/O operations. Each pin is individually programmable to act as either an input or an output. The 16 pins are divided into two 8-bit ports, PAO-PA7 and PBO-PB7. PA7 may also function as an interrupt input pin. This feature is described in another section. The pins are set up as an input by writing a "O" into the corresponding bit of the data direction register. A "1" into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the "1" state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the SY6532 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.4 volts for a "1" and less than 0.4 volts for a "0" as the peripheral pins are all TTL compatible. Pins PBO-PB7 are also capable of sourcing 3 ma at 1.5 v thus making them capable of direct transistor drive.

#### Address Lines (A0-A6)

There are 7 address pins. In addition to these, there is the  $\overline{RS}$  pin. The above pins, A0-A6 and  $\overline{RS}$ , are always used as addressing pins. There are 2 additional pins which are used as CHIR SELECTS. They are pins CSI and  $\overline{CS2}$ .

#### INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6532 is divided into four basic sections: RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O register.

#### **RAM 128 Bytes (1024 Bits)**

A 128 x 8 static RAM is contained on the SY6532. It is addressed by A0-A6 (Byte Select), RS, CS1, and CS2.

#### Internal Peripheral Registers

There are four 8-bit internal registers: two data direction registers and two output registers. The two data direction registers (A side and B side) control the direction of data into and out of the peripheral I/O pins. A logic zero in a bit of the data direction register (DDRA and DDRB) causes the corresponding pin of the I/O port to act as an input. A logic one causes the corresponding pin to act as an output. The voltage on any pin programmed as an output is determined by the corresponding bit in the output register (ORA and ORB).

Data is read directly from the PA pins during a peripheral read operation. Thus, for a PA pin programmed as an output, the data transferred into the processor will be the same as the data in the ORA only if the voltage on the pin is allowed to be  $\geq 2.4$  volts for a logic one and  $\leq 0.4$  volts for a zero. If the loading on the pin does not allow this, then the data resulting from the read operation may not match the contents of ORA.

The output buffers for the PB pins are somewhat different from the PA buffers. The PB buffers are push-pull devices which are capable of sourcing 3ma at 1.5 volts. This allows for these pins to directly drive transistor circuits. To assure that the processor will read the proper data when performing a peripheral read operation, logic is provided in the peripheral B port to permit the processor to read the contents of ORB, instead of the PB pins as is the case for the PA port.

#### Interval Timer

The timer section of the SY6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 2.

The interval timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64T or 1024T increments, where T is the system clock period. When a full count is reached, and interrupt flag is set to a logic "1." After the interrupt flag is set the internal clock begins counting down to a maximum of -255T. Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to a maximum of 255T.


The 8-bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 0 0 1 1 0 1 0 0 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written to the Interval Timer, the counting intervals of 1, 8, 64, 1024T are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of  $\overline{IRQ}$ , i.e., A3 = 1 enables  $\overline{IRQ}$ , A3 = 0 disables  $\overline{IRQ}$ . In either case, when timeout occurs, bit 7 of the Interrupt Flag Register is set. This flag is cleared when the Timer register is either read from or written to by the processor. If  $\overline{IRQ}$  is enabled by A3 and an interrupt occurs  $\overline{IRQ}$  will go low. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the timer has counted down to 0 0 0 0 0 0 0 0 0 0 on the next count time an interrupt will occur and the counter will read 1 1 1 1 1 1 1. After interrupt, the timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the timer is read and a value of 1 1 1 0 0 1 0 0 is read, the time since interrupt is 28T. The value read is in two's complement.

Value read = 1 1 1 0 0 1 0 0 Complement = 0 0 0 1 1 0 1 1 Add 1 = 0 0 0 1 1 1 0 0 = 28.

Figure 2. BASIC ELEMENTS OF INTERVAL TIMER




Thus, to arrive at the total elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as 0.0110100 (=52). With a divide by 8, total time to interrupt is  $(52 \times 8) + 1 = 417T$ . Total elapsed time would be 416T + 28T = 444T, assuming the value read after interrupt was 1.1100100.

After interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 3 illustrates an example of interrupt.

Figure 3. TIMER INTERRUPT TIMING



- 1. Data written into interval timers is 0.011010100 = 5210
- 2. Data in Interval timer is 0 0 0 1 1 0 0 1 = 2510

$$52 - \frac{213}{8} - 1 = 52 - 26 - 1 = 25$$


- $52 - \frac{415}{8} - 1 = 52 - 51 - 1 = 0$
- 4. Interrupt has occurred at \$2 pulse #416 Data in Interval timer = 1 1 1 1 1 1 1 1
- 5. Data in Interval timer is 10101100 two's complement is 0.1010100 = 8410 $84 + (52 \times 8) = 50010$

When reading the timer after an interrupt, A3 should be low so as to disable the  $\overline{IRQ}$  pin. This is done so as to avoid future interrupts until after another Write operation.

#### Interrupt Flag Register

The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.

Figure 4. INTERRUPT FLAG REGISTER



The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

#### **ADDRESSING**

Addressing of the SY6532 is accomplished by the 7 addressing pins, the RS pin and the two chip select pins CS1 and CS2. To address the RAM, CS1 must be high with CS2 and RS low. To address the I/O and Interval timer CS1 and RS must be high with  $\overline{CS2}$  low. As can be seen to access the chip CS1 is high and  $\overline{CS2}$  is low. To distinguish between RAM or I/O Timer the RS pin is used. When this pin is low the RAM is addressed, when high the I/O Interval timer section is addressed. To distinguish between timer and I/O address line A2 is utilized. When A2 is high the interval timer is accessed. When A2 is low the I/O section is addressed. Table 1 illustrates the chip addressing.

#### Edge Sense Interrupt

In addition to its use as a peripheral I/O line, the PA7 pin can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the IRO output will go low.

Control of the PA7 edge detecting logic is accomplished by performing a write operation to one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Figure 4.

The setting of the internal Interrupt flag by an active transition on PA7 is always enabled, no matter whether PA7 is set up as an input or an output.

The RES signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register, as defined by Figure 4 immediately after reset.

#### I/O Register - Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinquishes I/O registers from the timer. When A2 is low and RS is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1. In addition, Address A3 is used to enable the interrupt flag to IRO.


Table 1 ADDRESSING DECODE

OPERATION	RS	R/W	A4	A3	A2	A1	A0
Write RAM	0	0	-	_	_	-	
Read RAM	0	1	_	_	-		-
Write DDRA	1	0	-		0	0	] ]
Read DDRA	1	1	_	-	0	0	1
Write DDRB	1	0	_	_	0	1	1
Read DDRB	1	1	_		0	1	1
Write Output Reg A	1	0	_	_	0	0	0
Read Output Reg A	1	1	_	_	0	0	0
Write Output Reg B	1	0	_	_	0	1	0
Read Output Reg B	]	1	_	_	0	1	0
Write Timer							
÷1T	1	0	1	(a)	l l	0	0
÷8T	1	0	1	(a)	l	0	1
÷ 64T	1	0	1	(a)	ı	1	0
÷ 1024 <b>T</b>	1	0	1	(a)	-1	1	1 1
Read Timer	1	1	_	(a)	t	_	0
Read Interrupt Flag	1	1 1	-	_	1	_	1
Write Edge Detect Control	1	0	0	-	1	(b)	(c)


NOTES: -= Don't Care, "1" = High level (≥2.4V), "0" = Low level (≤0.4V)

- (a) A3 = 0 to disable interrupt from timer to  $\overline{IRQ}$ 
  - A3 = 1 to enable interrupt from timer to IRQ
- (b) At = 0 to disable interrupt from PA7 to  $\overline{IRQ}$ At = 1 to enable interrupt from PA7 to  $\overline{IRQ}$
- (c) A0 = 0 for negative edge-detect
  - A0 = 1 for positive edge-detect





#### PIN DESIGNATION



# APPENDIX L SY2114 RAM DATA SHEET

# 1024x4 Static Random Access Memory Synertek®

# **SY2114**

## **MEMORY PRODUCTS**

- 300 ns Maximum Access
- Low Operating Power Dissipation 0.1 mW/Bit
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5V Supply


- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 my Noise Immunity
- High Density 18 Pin Package

The SY2114 is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 2 TTL loads.

The SY2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5V supply. A separate Chip Select (CS) input allows easy selection of an individual device when outputs are or-tied.

The SY2114 is packaged in an 18-pin DIP for the highest possible density and is fabricated with Nchannel, Ion Implanted, Silicon-Gate technology - a technology providing excellent performance characteristics as well as protection against contamination allowing the use of low cost packaging techniques.


#### PIN CONFIGURATION



#### ORDERING INFORMATION

Order Number	Package Type	Access Time	Supply Current (Max)	Temperature Range
SYC2114	Ceramic	450nsec	100mamp	0°C to 70°C
SYP2114	Molded	450nsec	100mamp	0°C to 70°C
SYC2114-3	Ceramic	300nsec	100mamp	0°C to 70°C
SYP2114-3	Molded	300nsec	100mamp	0°C to 70°C
SYC2114L	Ceramic	450nsec	70mamp	0°C to 70°C
SYP2114L	Molded	450nsec	70mamp	0°C to 70°C
SYC2114L-3	Ceramic	300nsec	70mamp	0°C to 70°C
SYP2114L-3	Molded	300nsec	70mamp	0°C to 70°C

#### BLOCK DIAGRAM





#### **ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias -10°C to 80°C Storage Temperature -65°C to 150°C

Voltage on Any Pin with

Respect to Ground -0.5V to +7V

Power Dissipation 1.0W

#### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### D.C. CHARACTERISTICS TA = 0°C to +70°C, VCC = 5V ±5% (Unless Otherwise Specified)

		2114-3	3, 2114	2114L,	2114L-3		[
Symbol	Parameter	Min	Max	Min	Max	Unit	Conditions
(L)	Input Load Current (All input pins)		10		10	μА	V <sub>IN</sub> = 0 to 5.25V
lLO	I/O Leakage Current		10		10	μА	CS = 2.0V, V <sub>1</sub> /O = 0.4V to V <sub>CC</sub>
ICC1	Power Supply Current		95		65	mΑ	V <sub>CC</sub> = 5.25V, I <sub>I/O</sub> = 0 mA, T <sub>A</sub> = 25°C
fCC2	Power Supply Current		100	}	70	mΑ	V <sub>CC</sub> = 5.25V, I <sub>I</sub> /O = 0 mA, T <sub>A</sub> = 0°C
VIL	Input Low Voltage	-0.5	0.8	-0.5	0.8	٧	[
ViH	Input High Voltage	2.0	Vcc	2.0	l ∨cc l	V	
VOL	Output Low Voltage	İ	0.4		0.4	V	IOL = 3.2 mA
VOH	Output High Voltage	2.4	Vcc	2,4	Vcc	٧	IOH = -1.0 mA

#### CAPACITANCE TA = 25°C, f = 1.0 MHz

Symbol	Test	Тур	Max	Units
CI/O	Input/Output Capacitance		5	рF
CIN	Input Capacitance		5	pF

NOTE: This parameter is periodically sampled and not 100% tested.

#### A.C. CHARACTERISTICS TA = 0°C to 70°C, VCC = 5V ±5% (Unless Otherwise Specified)

		2114-3	,2114L-3	2114,		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	ŲNIT
READ CYCLE						
tRC	Read Cycle Time	300		450		nsec
tA	Access Time		300		450	nsec
tco	Chip Select to Output Valid		100		120	nsec
tCX	Chip Select to Output Enabled	20		20	1	nsec
tOTD	Chip Deselect to Output Off	0	80	0	100	пѕес
†OHA	Output Hold From Address Change	50		50		nsec
WRITE CYCLE	1	į	ĺ	ĺ	i i	
twc	Write Cycle Time	300		450		nsec
†AW	Address to Write Setup Time	0		0		nsec
tw	Write Pulse Width	150		200		nsec
twn	Write Release Time	0		0		nsec
†OTW	Write to Output Off	0	80	0	100	nsec
tDW	Data to Write Overlap	150		200		nsec
¹DH	Data Hold	0		0		nsec


	itions

Input Pulse Levels	2.0V
Input Rise and Fall Time	) n sec
Timing Measurement Levels: Input	1.5V
Output	
Output Load	100pF




#### TIMING DIAGRAMS

### Read Cycle <sup>①</sup>



#### Write Cycle



#### NOTES:

- ① WE is high for a Read Cycle
- (1) two is measured from the latter of CS or WE going low to the earlier of CS or WE going high.

#### **DATA STORAGE**

When WE is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as WE remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.


Data storage also cannot be affected by  $\overline{WE}$ ; Addresses, or the I/O ports as long as  $\overline{CS}$  is high. Either  $\overline{CS}$  or  $\overline{WE}$  or both can prevent extraneous writing due to signal transitions.

Data within the array can only be changed during Write time — defined as the overlap of  $\overline{CS}$  low and

WE low. The addresses must be properly established during the entire Write time plus twp.

Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.





5

### SUPERMON Monitor Listing

```
LINE # LOC
             CODE
                        LINE
0002
     0000
0000 0000
                        *****
0004 0000
                        ****** COPYRIGHT 1978 SYNERTEK SYSTEMS CORPORATION
0005 0000
                        *****
0006 0000
0007 A600
                                             FISYS RAM (ECHOED AT TOP OF MEM)
                              *#$6600
                       SCFBUF *=*+$20
                                             *SCOPE BUFFER LAST 32 CHRS
0008 A620
                       RAM ™*
                                             DEFAULT BLK FILLS STARTING HERE
                                            F SJUMPS - ABS ADDR. LO HI ORDER
0009 A620
                       JTABLE ****#10
0010 A630
                                             FRAM SCRATCH LOCS OFF
                       SCRO ★#*+1
0011 A631
                             ****∤!
                       SCRI
0012 A632
0013 A633
                       SCR2 *=*+1
                       SCR3 ****+1
0014 A634
                       SCR4 *=*+1
0015 A635
                       SCR5 ****
0016 A636
                       SCR6 *=*+1
QQ12 A637
                       SCR7 ****+1
0018 A638
                       SCR8 ****1
0019 A639
                       SCR9 ***+1
0020 A63A
0021 A63B
0022 A63C
                       SCRA *=*+1
                       SCRB *=*+1
                       SCRC
                             ***+1
0023 A63D
                       SCRU ***+1
0024 A63E
                       RC
0025 A63E
                       SCRE
                             *≈*+1
0026 A63F
                            *=*+₹
                       SCRE
0027 A640
                       DISBUE *=*+5
                                             #DISPLAY BUFFER
0028 A645
                       RDIG *=*+1
                                             FRIGHT MOST DIGIT OF DISPLAY
0029 A646
                              ¥≔×ተ3
                                             FINOT USED
0030 A649
                       PARNE *****1
                                             - INUMBER OF PARMS RECEIVED
0031 A64A
0032 A64A
                       3 16 BIT PARMS, LO HI ORDER
0033 A64A
                       # PASSED TO EXECUTE BLOCKS
0034 A64A
0035 A64A
0036 A64B
0037 A64C
                       P31...
                             *≔*+1
                       P3H *=*+1
                       P2L
                             *≔×+1
0038 A64D
                       P2H
                             *=:*+1
0039 A64E
                       PIL
                             *:::*<u>+1</u>
                           *****+1
0040 A64F
                       PiH
0041 A650
0042 A651
                       PADBIT *≈*+1
                                             FAD BITS FOR CARRIAGE RETURN
                      SDBYI ***+1
ERCNT ***+1
                                              #SPEED BYTE FOR TERMINAL IZO
0043 A652
                                              FRROR COUNT (MAX $FF)
0044 A653
                       ) BIT 7 = ECHO /NO ECHO, BIT 6 = CTL O TOGGLE SW
0045 A653
                      TECHO ***+1
                                              *TERMINAL ECHO FLAG
0046 A654
                       # BIT7 =CRT IN, 6 =TTY IN, 5 = TTY OUT, 4 = CRT OUT
QQ42 A654
                       TOUTFL 水中米干ル
                                              JOUTPUT FLAGS
0048 A655
                       KSHFL *=*+1
                                              #KEYBOARD SHIFT FLAG
0049 A656
0050 A657
                              ****+1
                       ΪV
                                             FIRACE VELOCITY (OSSINGLE STEP)
                       LSTCQM ***+1
                                             #STORE LAST MONITOR COMMAND
0051 A658
                       MAXRC ****+1
                                             ** MAX REC LENGTH FOR MEM DUMP
0052 A659
0053 A659
                       # USER REG'S FOLLOW
0054 A659
0055 A659
                       PCLR
                              ****
                                             *PROG CTR
0056
    A65A
                       PCHR
                              *=*+1
```

```
CODE
                        LINE
LINE # LOC
                                               ISTACK
                               ¥≈¥±1
0057
     A653
                        SR
                                               #FLAGS
                        FR
                               *****1
0058 A65C
                                               FAREG
                        AŘ
                               水≔水土1
0059 A65D
                               *::*+1
                                               FXREG
0060 A65E
                        XR
                                               #YREG
                        YR
                               *≔* + 1
0061 A65F
0062 A660
                        * TZO VECTORS FOLLOW
0063 A660
0064
     A660
                                               FIN CHAR
     6660
                        INVEC ****+3
0065
                        OUTVEC ***+3
                                               JOUT CHAR
0066 A663
                                               FIN STATUS
                        INSUEC *=*+3
0067
     6666
                                              FNOT USED
0068 A669
                               *=*+3
                                               JUNKECOGNIZED CMD/ERROR VECTOR
                        URCVEC *≈*+3
0069 8660
                                               ∳SCAN ON-BOARD DISPLAY
                        SCNUEC *=*+3
0070 A66F
0071 A672
                        ; TRACE, INTERRUPT VECTORS
0072
     6672
0073
     A672
                                               # EXEC CMD ALTERNATE INVEC
     A672
                        EXEVEC ***±2
0074
                                               FIRACE
                        TROVEC ***±2
0075
     A674
                                               AUSER BRK AFTER MONITOR
                        UBRKVC *=*±2
0076
     A676
                        BBRKU --- UBRKUC
0077
     A678
                                               JUSER NON-BRK IRQ AFTER MONITOR
                        UIRQVC ***+2
     A678
0078
                        UIRQV #UIRQVC
0079
      A67A
                        MMIVEC *=*+2
                                               IMN
0080
      A67A
                                               FRESET
                        RSTVEC ****±2
1800
      A670
                        IRQVEC *=*+2
                                               9 IRQ
0082
      667E
0083
      A680
0084
     A680
                       ÷
                                              #I/O REG DEFINITIONS
0085
     A680
                                               *KEYBOARD/DISPLAY
                        PADA
                               =$A400
0086
      A680
                                               *DATA DIRECTION FOR SAME
                        FBDA
                             =$∆402
0087
      A680
                                               SWP, DBON, DBOFF
                        OR3A=$ACO1
0088
     686A
                                               SDATA DIRECTION FOR SAME
                        DDR3A=OR3A+2
0089
     A680
                        DR1B=$A000
0090
     A680
0091
                        DDR1B=$A002
      A680

    PORZTAPE REMOTE

                              =$AQOC
0092
      A680
                        PCR1
0093
      A680
                        ; MONITOR MAINLINE
0094
     A680
     A680
0095
                               *=$8000
0096
     A680
                                                FINIT S, CLD, GET ACCESS
           4C 7C 8B
                        MONITR JMP MONENT
0097
      8000
                                                #GET COMMAND + PARMS (0-3)
           20 FF 80
                        MARM
                               JSR GETCOM
0098 8003
                                                *DISPATCH CMD PARMS TO EXEC BLKS
                               JSR DISPAT
            20 4A 81
0099 8006
                                                *DISP ER MSG IF CARRY SET
                               JSR ERMSG
            20 71 81
0100
     8009
                               JMP WARM
                                               JAND CONTINUE
      800C
            40 03 80
0101
0102
     800F
                        ; TRACE AND INTERRUPT ROUTINES
0103 800F
0104
     800F
                        IROBEK PHP
                                               FIRR OR BRK ?
0105 800F
           08
                               PHA
0106
      8010
            48
            88
                               AXT
0107
      8011
0108
            48
                               AHG
     8012
0109
      8013
            BA
                               TSX
                                               #PICK UP FLAGS
                               LDA $104×X
           BD 04 01
0110
      8014
                               AND #$10
0111
      8017
            29 10
```

```
LINE # LOC
            CODE
                     LINE
0112
      8019
             FO 07
                                 BEQ DETIRO
0113
      801B
                         DETBRK PLA
                                                  FBRK
0114
      8010
             AA
                                 TAX
0115
      801B
             68
                                 PLA
0116
      801E
             28
                                 PLP
0117
      801F
             60 F6 FF .
                                 JMP (#FFF6)
0118
      8022
             68
                         DETIRO PLA
                                                  FIRD (NON BRK)
0117
      8023
             AA
                                 TAX
01.20
      8024
             68
                                 FLA.
0121
      8025
            28
                                 PLF
0122
      8026
             60 F8 FF
                                 JMP (#FFF9)
             20 86 8B
0123
      8029
                         SVIRO
                                JSR ACCESS
                                             *SAVE REGS AND DISPLAY CODE
0124
      8020
             38
                                 SEC
0125
      8020
             20 64 80
                                 JSR SAVINT
0126
      8030
            A9 31
                                 LDA #11
0127
      8032
            40 53 80
                                 JMP IDISP
0128
      8035
            08
                         USRENT PHP
                                                  FUSER ENTRY
0129
      8036
            20 86 8B
                                 JSR ACCESS
0130
      8039
            38
                                 SEC
01.31
      8034
            20 64 80
                                 JSR SAVINT
0132
      803D
            EE 59 A6
                                INC PCLR
0133
      8040
            DO 03
                                 BNE *+5
0134
      8042
            EE 5A A6
                                 INC POHR
0135
      8045
            A9 33
                                 LDA #13
0136 8047
            40 53 80
                                 JMP IDISP
0137
      8046
            20 86 88
                         SUBRK
                                JSR ACCESS
0138
      804D
            1.8
                                 CLC
0139
      804E
            20 64 80
                                JSR SAVINT
0140
      8051
                                LDA #10
            A9 30
0141
      8053
                         7 INTRPT CODES
                                            - 90 ≈ BRK
0142
      8053
                         ŝ
                                          A = IRQ
0143
      8053
                         Ģ
                                          2 ≈ NMI
0144
      8053
                                          3 = USER ENTRY
0145
      8053
            48
                         IDISP
                                PHA
                                                FOUT PC+ INTRPT CODE (FROM A)
0146
      8054
            20 D3 80
                                JSR DBOFF
                                                 #STOP NMI'S
0147
      8057
            20 4D 83
                                JSR CRLF
0148
      805A
            20 37 83
                                 USR OPECOM
0149
      8050
            - 68
                                PLA
0150
      805E
            20 47 8A
                                 JSR OUTCHR
0151
      8061
            40 03 80
                                 JMP WARM
0152
      8064
            8D 5D A6
                         SAVINT STA AR
                                                # #SAVE USER REGS AFTER INTRPT
0153
      8067
            8E 5E A6
                                STX XR
0154
      ASOB
            8C 5F A6
                                STY YR
0155
      G908
            BA
                                TSX
0156
      806E
            198
                                CLD
0157
      806F
            BD 04 01
                                LDA $104,X
0158
      8072
           69 FF
                                ADC #$FF
0159
      8074
           8D 59 A6
                                STA POLR
0160
      8077
            BD 05 01
                                LDA $105,X
0161
      807A
            69 FF
                                ADC #$FF
0162
      807C
           8D 5A A6
                               STA POHR
0163
     807F
            BD 03 01
                               LDA $103,X
0164
      8082
            8D 5C A6
                               STA FR
0165
      8085
            BD 02 01
                               LDA $102,X
0166
      8088
            9D 05 01
                                STA $105,X
```

```
L.I.NE
 LINE # LOC CODE
 0167 8088 EN 01 01 LDA $101.xX
0168 808E 90 04 01 STA $104.xX
0169 8091 E8 TNX
0169 8091 E8

0170 8092 E8 INX

0171 8093 E8 INX

0172 8094 9A TXS

0173 8095 E8 INX

0174 8096 E8 INX

0175 8097 8E 5B A6 STX SR

ATZ 900A A0 RTS
```

```
LINE # LOC CODE
                                             LINE
  0222 8107 20 18 8A GETC1 USR INCHR
  0223 810A F0 F3
0224 810C C9 7F
0225 810E F0 F7
                                                    BEQ GETCOM
CMP ##ZF
BEQ GETC1
                                                                                #CARKTAGE RETURN?
                                                                                   *DELETER
                                      CMP #0 #NULL?

BEQ GETC1

LISJU NEED TO BE HASHED 2 BYTES TO ONE

CMP #'S

BEQ HASHUS
  0226 8110 C9 00
0227 8112 F0 F3

    0228
    8114
    $ L,S,U NEED TO BE

    0229
    8114
    C9 53
    CMF #1S

    0230
    8116
    FO 1B
    BEQ HASHUS

    0231
    8118
    C9 55
    CMF #1U

    0232
    811A
    FO 17
    BEQ HASHUS

    0233
    811C
    C9 4C
    CMF #1L

    0234
    811E
    FO 0F
    BEQ HASHL

    0235
    8120
    8D 57 A6
    STOCOM STA LSTCOM

    0236
    8123
    20 42 83
    JSR SFACE

    0237
    8124
    20 08 82
    ISB BEBRIONE

  0228 8114
0251 8145 10 B9
0252 8147 20 IF 8A
0253 814A 5
0254 814A 5
0255 814A 5
0256 814A 6
0257
 BISPAT CMP ##OB #C/R IF OK ELSE URCVEC
                                                                                 #0 PARM BLOCK
                                                                                 #1PARM BLOCK
                                                      JMP B2PARM #2 PARM BLOCK
  0270 8168 4C 14 87 JMP B3PARM #3 FARM BLOCK
0271 816E 6C 6D A6 HIPN JMP (URCVEC+1) #ELSE UNREC COMMAND VECTOR -
  0272 8171
0273 8171
0274 8171
0275 8171 90 44
                                           # ERMSG - PRINT ACC IN HEX IF CARRY SET
                                         ERMSG BCC M15
                                                        PHA
  0276 8173 48
```

```
LINE # LOC CODE
                        LIRE
                             JSR CRLF
0277 8174 20 40 83
          A9 45
20 47 SA
0278 8177
                             上的商 非主用
                             JSR OUTCHR
0279
     3179
          A9 52
                             三世類商 推了稅
9280 8170
                             JSR OUTCHR
          20 47 8A
0291 8170
                             JSR SPACE
          20 42 93
0282 - 8131
                             PLA
0283 8184 68
                              JMP OUTBYT
0284 8185 4C FA 82
0285 8188
                       ) SAVER - SAVE ALL REG'S + FLAGS ON STACK
0286 8188
                       * RETURN WITH FYAYXYY UNCHANGED
Q287 8188
                      f STACK MAS FLAGS, A, X, Y PUSHED
0288 8188
                       SAVER PHP
                                              ÷
0289 8188 08
                              FMA
0290 8189 48
                              PHA
0291 818A 48 ·
0292 8136 48
                              PHA
0293 8180
          08
                             PHP
0294 8180 48
                             PHA
0295 813E
                              ΥXΑ
          84
0294 818F
                              PHA
          48
0297 8190 BA
                             TSX
                             LDA #0109 x X
0298 8191 88 09 01
                             - STA #0105⊬X
0299 8194 9E 05 01
0300 8197 BD 07 01
0301 819A 9D 09 01
                             - LDA $0107∗X
                             STA $0109.X
                             LDA $0101/X
0302 819B BD 01 01
                             STA $0107.X
0303 81A0 90 07 01
                             LDA $0108.X
0304 81A3 BD 08 01
                             STA #0104•X
0305 81A6 90 04 01
0306 81A9 BD 06 01
                             LDA $0106 x X
9307 SIAC 98 08 01
                             STA $0108,X
0308 81AF 98
0309 81BO 9D 06 01
                              TYA
                              STA $0106,X
0310 8133 68
                              FLA
                              TAX
0311
      8184 AA
                              PL A
0312 8185
           - 68
0313 9186
            28
                              PLP
0314 SIB7
                      M15
                             RTS
           60
0315 8188
                       3 RESTORE EXCEPT ASF
0316 8188 08
                       RESXAF PHP
                              TSX
0317 9189 BA
                              STA $0104,X
0318 81BA 9B 04 01
                              PLP
0319 81BD 28
                       * RESTORE EXCEPT F
0320 81BE
0321 81BE 08
                       RESXF
                              PHP
           68
0322 81BF
                              PLA
           BA
                              TSX
0323 8100
                              STA $0104,X
           9D 04 01
0324 8101
                        # RESTORE ALL 100%
0325 8104
                       RESALL FLA
0326 8104 68
0327 81C5 A8
                              TAY
0328 8106
                              PLA
           - 68
                              TAX
0329
      8107
            AA
      8108
            68
                              PLA
0330
                              PUP
0331
      81C9
            28
```

LINE	# LOC	CODE	LINE		
0332	81CA	60		RTS	
0333 0334	81CB 81CB		• MONT	TOR UTILITIES	
0335	81CB		\$ FIGURE	TON OFFICE CRISS	
0336	SICB	C9 20	ADVCK	CMF: ##20	#SPACET
0337	8100	FO 02		BED MI	
0338	81CF	09 3E		CMP # (>	FRUD ARROWT
0339	8101	38	M.I.	SEC RTS	
0340 0341	81D2 81D3	60 20 FA 82	ORCMEN	JSR OUTBYT	FOUT BYTE, OUT COMMA, IN BYTE
0342	8106	20 3A 83		JSR COMMA	GOUT COMMA, IN BYTE
0343	8109	20 1B 8A		JSR INCHR	
0344	8100	20 75 82		JSR ASCNIB	
0345	81DF	BO 14		BCS BUT4	
0346	81E1	OA		ASL A	
0347 0348	81£2	0A 0A		ASL A	
0349	81E3 81E4	0A		ASL A	
0350	8155	8D 33 A6		STA SCR3	
0351	81E8	20 1B 8A		JSR INCHR	
0352	81EB	20 75 82		JSR ASCNIB	
0353	81EE	BO 11		BCS GUT2	
0354	81F0	OD 33 A6	0005	ORA SCR3	
0355 0356	81F3 81F4	18 60	GOOD	CLC RTS	
0357	81F5	C9 27	OUT4	CMP #\$27	FSINGLE TIC ?
0358	81F7	DO 05		BNE OUT1	1 10 30 1 1 1 1 10 10 10 10 10 10 10 10 10 10
0359	81F9	20 1B 8A		JSR INCHR	
0360	81FC	DO F5		BNE GOOD	¢CARRIAGE RETURNY
0361	81FE	58	OUT 1	CLV	
0362	81FF	50 03	OUTO	BVC CRCHK BIT CRCHK	
0363 0364	8201 8204	2C 04 82 C9 0D	OUT2 CRCHK	CMP ##OD	FOR CZR
0365	8206	38	(3140)114	SEC	S SOFFERENCE TO SERVIC
0366	8207	60		RTS	
0367	8208	A2 10	PSHOVE	LDX #\$10	APUSH PARMS DOWN
0368	820A	0E 4A A6	PRM10	ASL F3L	
0369	8200	2E 4B A6		ROL P3H	
0370 0371	8210 8213	2E 4C A6 2E 4D A6		ROL P2L ROL P2H	
0372	8216	2E 4E A6		ROL PIL	
0373	8219	2E 4F A6		ROL P1H	
0374	8210	CA		DEX	
0375	821D	DO EB		BNE PRM10	
0376	821F	60		RTS	A STANDARD BY A STANDARD AND ASSESSMENT ASSESSMENT AND ASSESSMENT ASSESSMENT AND ASSESSMENT A
0377	8220	20 88 81	PARM	JSR SAVER	FIGET PARMS - RETURN ON CZR OR ERR
0378 0379	8223 8225	ሰዓ ዕዕ ይከ 49 ል4		LDA #0 STA PARNE	
0380	8228	8D 49 A6 8D 33 A6		STA SCR3	
0381	822B	20 08 82	PM1	JSR PSHOVE	
0382	822E	20 1B 8A		JSR INCHR	
0383	8231	C9 2C		CMP #4	;VALID DELIMITERS - ,
0384	8233	FO 04		BEQ M21	
0385	8235	C9 2D		CMP #/~	
0386	8237	DO 11		BNE WSS	

LINE	<b>#</b> LO€	co	ĎE	LINE				
0387	8239	A2 FF		M21	LEX	非多戶戶		
0388	823B	8E 33			STX	SCR3		
0389	823E	EE 49	A6		INC	PARNE		
0390	8241	AE 49	A6		LEX	PARNR		
0391	8244	E0 03				<b>#</b> \$03		
0392	8246	no E3				PM1		
0393	8248	FO 1D				M24		
0394	824A		82	M22		ASCNIB		
0395	824D	BO 18				M24		
0396	824F	A2 04			LDX			
0397	8251	0E 4A		M23		P3L		
0398	8254	2E 4B	A6			P3H	•	
0399	8257	CA			DEX	W0.7		
0400	8258	DO F7				M23		
0401	825A 825B	OD 4A				P3L P3L		
0402 0403	8260	- 80 4A - 69 FF	A6			# \$ F F	·	
0404	8262	9D 33	44			SCR3		
0405	8265	DO C7	Mu			FARFIL.		
0403	8267	20 33	46	M24		SCR3		
0407	826A	FO 03	7 1 1 1 2	172. 1		M25		
0408	82¢C	EE 49	A6			PARNR		
0409	824F	C9 OD		M25		#\$OD		
0410	8271	18			CLC			
0411	8272	4C BB	8.1			RESXAF		
0412	8275	C9 OD		ASCNIB			#C/R?	
0413	8277	FO 19				M29		
0414	8279	09 30				<b>#</b> '0		
0415	8278	90 00			BCC	M26		
0416	8270	C9 47	:			# ' G		
0417	827F	BO 08			BCS	M26		
0418	8281	C9 41			CMP	<b>#</b> ′A		
0419	8283	BO 08			BCS	M27		
0420	8285	C9 3A			CMP			
0421	8287	90 06				M28		
0422	8289	C9 30		M26		# 10		
0423	8288	38			SEC		FCARRY SET - NON HEX	
0424	828C	60		1473 mi	RTS	at at the say		
0425	828D	E9 37		M27		#\$37		
0426	828F	29 OF		M28		#\$0F		
0427	8291	18		WOO.	CLC			
0428	8292	60		M29	RTS	Fr "73	A TRANSPORTED AND THE TRANSPORT AND THE PROPERTY OF THE PROPER	
0429 0430	8293 8296	EE 4A	но	INCF3	-	F3L	FINCREMENT P3 (16 BITS)	•
0431	8298	DO 03 EE 48	Λ¢		INC			
0432	827B	60	110		RTS	гэп		
0433	829C	AE 40	ΔA	P2SCR	LDX	POH	MOVE P2 TO FE,FF	
0434	829F	86 FF	rite	1 A. C. C.	STX		7110 VII. 1 II. 1 U 1 III. 1 (	
0435	82A1	AE 4C	A6		LDX			
0436	82A4	86 FE	1 1 147		STX			
0437	82A6	60			RTS	<del></del>		
0438	82A7	AE 4B	A6	F3SCR	L.DX	£3H	#MOVE P3 TO FE,FF	
0439	82AA	86 FF			STX			
0440	82AC	AE 4A	A6		LDX			
0441	82AF	86 FE			STX	\$FE		

#### .....PAGE 0009

LINE	# LOC	CODE	LINE		
0442	82B1	60		RTS	The state of the s
0443	82B2	E6 FE	INCOMP	INC SEE	FINCREM FEFFF, COMPARE TO F3
0444	82B4	DO 14		BNE COMPAR	
0445	8286	E6 FF	HBAB	INC #FF BNE COMPAR	TEST FOR WRAF AROUND
0446 0447	8288 828A	DO 10 2C BD 82	WRAP	BIT EXWRAP	MISSI LOW MICH. BUGOLIN
0448	82BD	60 DE GE	EXWRAP		
0449	92BE	A5 FE		LDA SFE	DECREM FEIFF AND COMPARE TO P3
0450	82C0	DO 06		BNE M32	
0451	8202	A5 FF		LDA \$FF	
0452	8204	FO F2		BEQ WRAP	
0453	82C6	C6 FF		DEC \$FF	
0454	8208	C6 FE	M32	DEC SEE	¢COMPARE FE∗FF TO P3
0455 0456	82CA	20 88 81	COMPAR	JSR SAVER LDA \$FF	ACCULATION OF A
0458	82CD 82CF	A5 FF CD 4B A6		CMP P3H	
0458	8202	DO 05		BNE EXITOR	
0459	82D4	A5 FE		LDA SFE	
0460	82D6	CD 4A A6		CMP P3L	
0461	8209	B8	<b>EXITCP</b>	CLV	
0462	82DA	4C BE 81		JMP RESXE	
0463	82DD	08	CHKSAD		#16 BIT CKSUM IN SCR6+7
0464	82DE	48		PHA	
0465	82DF	18		CLC	
0466	82E0	6D 36 A6		ADC SCR6	
0467	82E3	80 36 A6		STA SCR6 BCC M33	
Q468 Q469	82E6 82E8	90 03 EE 37 A6		INC SCR7	
0470	82EB	68	EEM	PLA	
0471	82EC	28	11.22	PLP	
0472	82ED	60		RTS	
0473	82EE	AD 59 A6	OUTFC	LDA PCLR	FOUTPUT PC
0474	82F1	AE 5A A6		LDX PCHR	
0475	82F4	48	HAXTUO		
0476	82F5	8A		TXA	
0477	82F6	20 FA 82		JSR OUTBYT	
0478	82F9	68	CHEENT	PLA	#OUTPUT 2 HEX DIGS FROM A
0479 0480	82FA 82FB	48 48	OUTBYT	PHA	TOUT A HEA DIGO FROM M
0481	82FC	4A		LSR A	
0482	82FD	4A		LSR A	
0483	82FE	4A		LSR A	
0484	82FF	4A		LSR A	
0485	8300	20 44 8A		JSR NBASOC	
0486	8303	<b>6</b> 8		FLA	
0487	8304	20 44 8A		JSR NBASOC	
0488	8307	68		PLA	
0489	8308	60 29 AF	MIDAGO	RTS AND ##OF	INIBBLE IN A TO ASCIT IN A
0490 0491	8309 830b	29 OF C9 OA	RATHOL	CMP #\$OA	212777777 T34 13 10 LISSOTY T32 12
0492	830b	BO 04		BCS NIBALF	
0493	830F	69 30		ADC ##30	
0494	8311	90 02		BCC EXITNE	
0495	8313	69 36		ADC #\$36	
0496	8315	60	EXITNB	RT5	

LTME	# LOC		COL	rue	LTME			
T" " 1A E"	# LUL		001	LAC	ĽΪΝΕ			
0497	8316		40	83	CRLFSZ			PRINT CREF, FF, FE
0498	8319	AG			OUTSZ		\$FF	
0499	831B	A5					\$FE	
0500	8310		F4	82			HAXTUÜ	
0501	8320	49	3F	~ .	OUTRM		# 17	
0502	8322		47		OCMOR		OUTCHR	6/311/0 2V33/44 / /01/2011/4 1 /0
0503	8325		3A		OCMEK		COMMA SCR6	JOUT COMMA, CKSUM LO
0504 0505	8328 8328		36 FA				OUTBYT	
0506	832E	A9		LJ XL	ZERCK	LDA		∮INIT CHECKSUM
0507	8330		36	66	# EIGH		SCR6	f Little solderwithwall
0508	8333		37				SCR7	
0509	8336	60	4.			RTS		
0510	8337		EE	82	OPCCOM		OUTPC	PPC OUT, COMMA OUT
0511	833A	48			COMMA	PHA	~ · · · · · ·	FCOMMA OUT
051.2	833B	A۶	20			LDA	# · ,	
0513	8330	DO					SPCP3	
0514	833F	20	42	83	SFC2	JSR	SPACE	12 SPACES OUT
0515	8342	48			SPACE	PHA		11 SPACE OUT
0516	8343	ፉዎ				LDA	#\$20	
0517	8345	20	47	8A	SPCP3		OUTCHR	
0518	8348	68				₽L.A		
0519	8349	60				RTS		
0520	834A		FΑ	82				#BYTE OUT, CRLF OUT
0521	8340	48			CRLF	PHA		
0522	834E	A9					#\$OD.	
0523	8350		47	AB			DUTCHR	լ դրալիստ ըսագիտարեսարդ
0524	8353	A9 ግላ		en A				LINE FEED
0525 0526	8355		47	BH		PLA	OUTCHR	
0527	8358 8359	68 60				RTS		
0528	835A		56	44	DELAY	LDX	Tu	DELAY DEPENDS ON TO
0529	835D		88		DLI		SAVER	ADERIA DELEGADO OIL IA
0530	8360	A9		<b>U</b> 1	LPE. II		*\$FF	
0531	8362		39	A6			SCR9	
0532	8365		38				SCR8	
0533	8368		38		DLY1	ASL.	SCR8	
0534	836B	2E	39	A6		ROL	SCR9	
0535	836E	CA				DEX		
0536	834F	$p_0$				BNE	DLY1	
0537	8371		03		DLY2		IJSCNV	ISCAN DISPLAY
0538	8374		86	83			INSTAT	SEE IF KEY DOWN
0539	8377	BO					DLYO	
0540	8379		38	A6			SCRB	
0541	837C	DO				BNE		
0542	837E		39	A6			SCR9	
0543	8381	DO		<b>6</b> 5.4	ba. 1 b. 2		DLY2	
0544	8383	4U	BE	ខរ	DLYO		RESXF	notial organization and decrease
0545 0546	8386 8888							DOWN, RESULT IN CARRY
0547	8386						ISTAT KETUKN AITS FOR REL	I IMMEDIATELY W/STATUS
0548	8386	20	92	83			VSILNI VSILNI	.Lnot
0549	8389	90		O.J	TIZOTMI		INST2	
0550	838B		92	83	INST1		INJISV	
0551	838E	BO		<b></b>			INST1	

```
LINE # LOC CODE
                          LINE
                      INST2
                                 SEC
0552
     8390
           38
     8391
           60
                                 RTS
0553
           6C 67 A6
                         INJISU JMP (INSUEC+1)
0554 8392
0555
    8395
0556
     8395
                         # *** EXECUTE BLOCKS BEGIN HERE
0557
     8395
0558 8395
                         BZPARM≖X
0559 8395
                         ? ZERO PARM COMMANDS
0560 8395
0561 8395
                                 CMP #'R #DISF REGIS'
BNE GOZ #PC,8,F,A,X,Y
0562 8395 C9 52 REGZ
                                                 * *DISP REGISTERS
0563 8397 DO 5A BNE GOZ
0564 8399 20 4D 83 RGBACK JSR CRLF
                                LDA #'P
0565 839C A9 50
0566 839E 20 47 8A
                                JSR OUTCHR
                                JSR SPACE
            20 42 83
     83A1
0567
                                JSR OUTPO
     8364
           20 EE 82
0568
            20 D6 81
                                JSR COMINE
     83A7
0569
                                BCS NH3
0570
     83AA BO 13
                               STA SCR4
           8D 34 A6
0571
     83AC
                               JSR INBYTE
BCS NH3
            20 09 81
0572
     83AF
0573
     8382 80 08
    83B4 8D 59 A6
83B7 AD 34 A6
83BA 8D 5A A6
                               STA PCLR
0574
                                LDA SCR4
0575
                                STA PCHR
0576
                       BCC M34
NH3 BNE NOTCR
EXITEG CLC
0577 83BD 90 09
0578 83BF D0 02
0579 83C1 18
0580 83C2 60
     83C2 60 EXRGP1 RTS
83C3 20 CB 81 NOTCR JSR ADVCK
83C6 DO FA BNE EXRGP:
83C8 A0 00 M34 LDY #0
83CA CB M35 INY
0581
                                 BNE EXRGP1
0582
0583
0584 83CA CB
                                 CPY #6
0585 83CB C0 06
                                 BEG RGBACK
0586
     83CD FO CA
0587 83CF 20 40 83
0588 83D2 A9 52
                                 JSR CRLF
                         NXTRG LDA #/R
0589 8304
                                 USR OUTCHR
            20 47 8A
0590 8307
            98
                                 TYA
                                JSR NBASOC
0591 8308 20 44 8A
            20 31
B9 5A A6
20 D3 81
B0 05
99 5A A6
                                JSR SPC2
0592 83DB 20 3F 83
0593 83DE B9 5A A6
                                LDA PCHR•Y
0594 83E1 20 D3 81
0595 83E4 B0 05
                                JSR OBCMIN
                                BCS M36
                                 STA PCHR,Y
0596 83E6
0597 83E9 90 DF
                                 BCC M35
                          856
0598 83EB FO D4
                                 BEG EXITEG
            20 CB 81
                                 JSR ADVCK
0599 83ED
                                 BEG M35
0600 B3F0 F0 D8
     83F2
                                 RTS
            60
0601
0602 83F3
                       GOZ
                                 CMP #$47
             C9 47
                                 BNE LPZB
0603 83F5
            DO 20
                               JSR CRLF
                      602
0604 83F7
             20 40 83
                          GOIENT JSR NACCES #WRITE PROT MONITE RAM
0605 83FA
             20 9C BB
                                                 FRESTORE REGS
                                 LDX SR
0606 83FD AE 5B A6
```

LINE	# L00		CO	DE	LINE			
0607	8400	9A				TXS		
9608	8401	ΑD	56	A6			PCHR	
0609	8404	48				PHA		
0610	8405		59	Aδ			FCLR	
0611	8408	48			NRIO	PHA		
0612	8409	ΑĐ	50	Aó		LDA	FR	
0613	8400	48				PHA		
9614	840D	ΑC	5F			LDY		
0615	8410	ΑE	5E			LDX		
9616	8413	ΑĐ	5D	A6		LUA	AR	
0617	8416	40	4.1		1 (5) 7 (5)	RTI	44.4.4	*1 ጣልክ መልመድው ፕልመሮ
0618	8417	69			LPZB		##11	;LOAD PAPER TAPE
0619	8419	FO	03	C) A			*+5	
0620 0621	841B 841E	40 20	A7 88				DEPZ SAVER	
0622	8421	20	4D	83			CRLF	
0623	8424	A9	00	ຄວ		LDA		
0624	8426	80	52	Aá			ERCNT	
0625	8429		2E	83	LPZ		ZERCK	
0626	8420	20	18	8Å	LPi		INCHR	
0627	842F	C9	38				#\$38	
0628	8431		F9			BNE		
0629	8433	20	A1	84		JSR	LDBYTE	
0630	8436	BO	56			BCS	TAPERR	
0631	8438	$\mathfrak{D}\mathfrak{O}$	09			BNE	NUREC	
0632	843A	ΑD	52	Að			ERCNT	FERRORS ?
0633	8430		01				<b>米十3</b>	
0634	843F	38			EXITLE			
0635	8440	40	BE				RESXF	
0636	8443	80	31	A6	NUREC	STA		
0637	8446		A1	84			LDBYTE	
0638	8449	BO	43				TAPERR	
0639 0640	8448	85		0.4			\$FF	
0641	844D 8450		A1 D7	84			LDBYTE LPZ	
0642	8452	85					SFE	
0643	8454		A1	84	MORED		LDBYTE	
0644	8457	BO	35	13-7	HOIVE.D		TAPERR	
Q645	8459	ΑQ	00			LDY		
0646	845B		ĒΕ				(\$FE),Y	
0647	845D		FE				(\$FE) + Y	
0648	945F	FΟ	OC			BEQ	LPGD	
0649	8461	ΑĐ	52	A6		LDA	ERCNT	
0650	8464	29	OF			AND	#\$0F	
0651	8466	ርያ	0F			CMP	##OF	
0652	8468	FO	03			BEO	*+55	
0653	846A			A6			ERCNT	
0654	8460		B2		LPGD		INCOMP	
0655	8470		30	A6		DEC		
0656	8473	DO					MORED	
0657	8475		D9	នរ			INBYTE	
0658 0659	8478 847A		14 37	A 4			TAPERR	
0660	847A 847D	DO		P1 C)			SCR7 BADDY	
0661	847F		D9	A1			INBYTE	
317 12	w	An 1/	A. 1				arrivar e I ba	

```
LINE
LINE # LOC
          CODE
                             BCS TAPERR
           BO OA
0662
     8482
                              CMP SCR6
0663
     8484
           CD 36 A6
           FÒ AO
                              BEQ LPZ
0664
     8487
          DO 03
                              BNE TAPERR
                                            (ALWAYS)
0665
     8489
                       BADDY JSR INBYTE
          20 D9 81
0666
     848E
0667 848E
          AD 52 A6
                       TAPERR LDA ERCNT
                              AND #$FO
           29 FO
0668
     8491
          C9 F0
F0 92
                              CMP #$FO
0669
     8493
                              BEQ LPZ
0670 8495
                             LDA ERCNT
0671 8497 AD 52 A6
0672 849A 69 10
                              ADC #$10
          8D 52 A6
0673 8490
                              STA ERCNT
0674 849F DO 88
                              BNE LPZ
          20 D9 81
4C DD 82
                       LDBYTE JSR INBYTE
0675 8461
                              JMP CHKSAD
Q676 84A4
0677
    84A7
          C9 44
                       DEFZ
                              CMP #10
                                             *DEPOSIT, O PARM - USE (OLD)
0678 8449
          DO 03
                              BNE MEMZ
0679
     84AB .4C E1 94
                              JMP NEWLN
                       MEMZ
                              CMP # 'M
                                             #MEM, O PARM - USE (OLD)
0680 84AE
          C9 4E
          DO 03
                             BNE VERZ
0681
     8480
          4C 17 85
                              JMP NEWLOC
0682
     8482
                              CMP #'V
                                             JUERIFY, O PARM - USE (OLD)
          C9 56
                       VERZ
0683
     8495
                              BNE LIZB
                                            📑 ... DO 8 BYTES (LIKE VER 1 PARM.
0684
     8487
           no on
                              LDA SFE
0685
    8489 A5 FE
                              STA P3L
0686
     84BB 8D 4A A6
0687
     84BE
          AS FF
                              LDA SEF
     84CO 8D 4B A6
                             STA P3H
8830
          4C 9A 85
0689
     84C3
                              JMP VERITA
                                             FLOAD KIM, ZERO PARM
0690 8406
          C9 12
                       L1ZB
                              CMP #$12
                             BNE L2ZB
0691
     84C8 DO 05
0692 84CA
          A0 00
                             LDY #O
                                             #MODE = KIM
                              JMP LENTRY
0693 84CC
          4C 78 8C
                                             ≠GO TO CASSETTE ROUTINE
                     L.1.J
0694
     84CF C9 13
                       L2ZB
                              CMP #$13
                                             #LOAD HS, ZERO PARM
0695
           DO 04
                              BNE EZPARM
     84D1
                              LDY #$80
                                             #MODE = HS
          AO 80
0696
     84D3
                              BNE LIJ
     8405 DO F5
                                             (ALWAYS)
0697
                       EZPARM JMP (URCVEC+1) ; ... ELSE UNREC CMD
0698
     84D7 6C 6D A6
Q699
     84DA
                       B1FARM=*
0700 B4DA
                       # 1 PARAMETER COMMAND EXEC BLOCKS
0701
     84DA
0702
     84DA
                      DEP1
0703 84DA C9 44
                                            #DEPOSIT, 1 PARM
                              CMP # 1D
                              BNE MEM1
0704 84DC
          DO 32
          20 A7 82
                              JSR P3SCR
0705 84DE
0706
     84E1
          20 16 93
                       NEWLN
                             JSR CRLFSZ
                              LDY #O
0707
     84E4
          A0 00
           A2 08
                              LDX ##8
0708 84E6
                       DEPBYT JSR SPACE
0709
           20 42 83
     84E8
                              JSR INBYTE
0710
           20 D9 81
     84EB
0711
     84EE
          BO 11
                              BCS NH41
                              STA ($FE),Y
0712 84F0 91 FE
                             CMP (#FE),Y
0713 84F2 D1 FE
                                             * VERTEY
0714
     84F4 F0 03
                             BEQ DEPN
                             JSR OUTOM
                                             FTYPE ? IF NG
0715 84F6 20 20 83
    84F9 20 B2 82 DEPN JSR INCCMP
0716
```

LINE	# LOC	CODE	LINE		
0717	84FC	CA		DEX	
0718	84FD	DO E9		BNE DEPBYT	
0719	84FF	FO EO		BEG NEWLN	
0720	8501	FO 08	NH41	BEQ DEPEC	
0721	8503	09 20		CMP ##20	#SFACE ≔ FWD
0722	8505	DO 40		BNE DEPES	
0723	8507	70 FO		BVS DEPN	
0724 0725	8509 8500	20 42 83		JSR SPACE	
0726	850C 850E	10 EB 18	DEPEC	BPL DEPN	
0727	850F	60	<b>おおし </b>	CLC RTS	
0728	8510	C9 4D	MEM1	CMP #/M	IMEMORY, 1 FARM
0729	8512	DO 65		BNE GO1	AUCHONIA T LIMIT
0730	8514	20 AZ 82		JSR P3SCR	
0731	8517	20 16 83	NEWLOC	JSR CRLFSZ	
0732	851A	20 3A 83		JSR COMMA	
0233	851D	00 0A		LDY #O	
0734	851F	B1 FE		LDA (\$FE),Y	
9735 9736	8521 8524	20 03 81		JSR OBCHIN	
0737	8526	BO 11 AO OO		BCS NH42	
0738	8528	91 FE		LDY #0 STA (\$FE),Y	
0739	852A	D1 FE		CMP (#FE),Y	PUERIFY MEM
0740	8520	FO O3		BEG NXTLOC	Manual Light
0741	852E	20 20 83		JSR OUTQM	TYPE ? AND CONTINUE
0742	8531	20 B2 82	NXTLOC		The state of the s
0743	8534	18		CLC	
0744	8535	90 E0		BCC NEWLOC	
0745	8537	FO 3E	NH42	BEG EXITM1	
0746 0747	8539 853B	50 04 C9 3C		BVC *+6	
0748	853D	FO D8		CMP #/< BEQ NEWLOC	
0749	853F	C9 20		CMP ##20	FSPACE ?
0750	8541	FO EE		BEG NXTLOC	FOI FICILE :
0751	8543	C9 3E		CMP #1>	
0752	8545	FO EA		BEQ NXTLOC	
0753	8547	C9 2B		CMF #/+	
0754	8549	FO 10		BEQ LOCP8	
0755	854B	C9 3C		CMP #/<	
0756 0757	854D 854F	FO 06		BEQ PRVLOC	
0758	8551	C9 2D F0 16		CMP #'- BEQ LOCM8	
0759	8553	38	DEPES	SEC LUCHS	
0760	8554	60	Dict Li	RTS	
0761	8555	20 BE 82	PRVLOC	JSR DECCMP	#BACK ONE BYT
0762	8558	18		CLC	
0763	8559	90 BC		BCC NEWLOC	
0764	855B	A5 FE	LOCPS	LDA *FE	160 FWD 8 BYTES
0765	855D	18		CLC	
0766	855E	69 08		ADC #\$08	
0767	8560	85 FE		STA #FE	
0768 0769	8562	90 02		BCC M42	
0770	8564 8566	E6 FF 18	MA"	INC SFF	
0771	8567	90 AE	M42	BCC NEWLOC	
- · · · •	·			TOP HEMTIN	

LINE	₱ LOC		cor	Œ	LINE			
0772	8569	A5	FE:		LOCMS	LDA	\$FE	# GO BACKWD 8 BYTES
0773	856B	38		•		SEC		
0774	856C	E9	80			SBC	#\$08	
Q775	854E	85	FE			STA	\$FE	
0776	8570	BO	02			BCS	M43	
0777	8572	C6	FF			DEC	<b>非压</b>	
0778	8574	18			M43	CLC		
Q779	8575	90	ΑQ				NEMFOC	
0780	8577	18			EXITMI			
0781	8578	60				RTS		A BOOK A PERSONAL CANDESPONAL ARRESTS (SAIL OF STREET
0782	8579		47		GO1		# 1 G	; 80, 1 PARM (RTRN AUDR ON STK)
0783	857B		19				VER1	PARM IS ADDR TO 00 TO
0784	857D		4D				CRLF	and a sum one recovery of the property of the supplication of the
0785	8580			8B			NACCES	FURITE PROT MONITE RAM
0786	8583	A2	FF				事事先上.	FPUSH RETURN ADDR
0787	8585	96				TXS		
0788	8586	A9	71				事事プド	
0789	8588	48				PHA	B. at. 4" P9	
0790	8589	AP	۲ŀ				#\$FF	
0791	858B	48	A Ph			FHA	Kicixi.i	
0792	858C		48	MO		LDA	4. 25td	
0793	858F	48	۸۸	A 4		AH9 LDA	DOM:	
0794 0795	8590 8593		4A 08				NR10	
0796	8596	C9		QΥ	VER1		# 'V	#VERIFY, 1 PARM (8 BYTES, CKSUM)
0797	8598		1A		A C'IA'		JUMP1.	A prizate the district and was a survey of the second
0798	859A		4A	44			P3L	
0799	859D		4C				P2L	
0800	85A0	18	·· T (.)	1113		CLC	( 22,	
0801	85A1		07				#\$07	
0802	ยอค3		44	66			P3L	
0803	85A6		41				P3H	
0804	85A9		411				F2H	
0805	85AC		00			ADC		
0806	85AE	80	4B	A6			P3H	
0807	85B1	4C	40	86		HMC.	VER2+4	
8080	85B4	<b>C9</b>	44		JUMP1	CMP	# <b>' .</b> J	(JUMP (JUMP TABLE IN SYS RAM)
0809	85B6	ΙŧΟ	1.F			BNE	LIIB	
0810	8588	ΑD	4A	ፅፅ		LDA	P3L	
0811	85BB	C9	08				<b>*</b> \$8	# O-7 DNLY VALID
0812	85BD	BO	26				JUM2	and the second s
0813	85BF	20	9C	88			NACCES	∌WRITE PROT SYS RAM
0814	<b>8</b> 502	04				ASL	A	
0815	85C3	A8				TAY		
0816	85C4	A2	FF				#非严严	FINIT STK FTR
0817	85C6	9A				TXS		
0818	85C7		7F				4\$7F	PRUSH COLD RETURN
0819	85C9	48				PHA		
0820	85CA		ŁŁ.				#\$FF	
0821	85CC	48				PHA		GGET ADDR FROM TABLE
0822	85CD		21	AO			JTABLE+1.Y	
0823	85D0	48		A 4		PHA	JTABLE,Y	FPUSH ON STACK
0824	85D1		20				NR10	FLOAD UP USER REG'S AND RTI
0825	85D4		08 12	04	L118		##12	FLOAD KIM FMT, 1 PARM
9826	8507	LY	,L 🕰		ET TOTAL	CHI	# A T *!-	A POSICIANA LA METE DELLE AND DELLEGA

```
LINE # LOC CODE
                                                                   LINE
 0827 85D9 D0 14 BNE L21B
0828 85DB A0 00 LDY #0
0829 85DD AD 4A A6 L11C LDA P3L
                                                                                  BNE L21B
                                                                                                                               #MODE = KIM
                                                                               CMP ##FF
 0830 85E0 C9 FF
                                                                                                                              # ID MUST NOT BE FF
0830 85E0 C9 FF CMP #$FF
0831 85E2 D0 02 BNE *+4
0832 85E4 38 SEC
0833 85E5 60 JUM2 RTS
0834 85E6 20 08 82 JSR PSHOVE
0835 85E9 20 08 82 L11D JSR PSHOVE
0836 85EC 4C 78 8C JMP LENTRY
0837 85EF C9 13 L21B CMP #$13
0838 85F1 D0 04 BNE WPR1B
                                                                                                                               FFIX PARM POSITION
0839 85F3 AO 8O LDY **8O 8040 85F5 DO E6 BNE L11C 0841 85F7 C9 57 WPRIB CMP *'W 0842 85F9 DO IB PAIR 0843 85FB AD AA AA
                                                                                                                                 FLOAD TAPE, HS FMT, 1 PARM
                                                                                                                               • MODE ≈ HS
0841 85F7 C9 57 WPR1B CMF **W ; WRITE PROT USER RAM
0842 85F9 D0 1B BNE E1FARM
0843 85FB AD AA A6 LDA P3L ; FIRST DIG IS 1K ABOVE O,
0844 85FE 29 11 AND **$11 ; SECOND IS 2K ABOVE O
0845 8600 C9 08 CMF **8 ; THIRD IS 3K ABOVE O,
0846 8602 2A ROL A
0847 8603 4E 4B A6 LSR P3H
0848 8606 2A ROL A
0849 8607 OA ASL A
0850 8608 29 OF AND **OF
0851 860A 49 OF EOR **OF
0852 860C 8D 01 AC STA OR3A
0853 860F A9 OF LDA **SOF
0854 8611 8D 03 AC STA DDR3A
0855 8614 18
                                                                                                                               FURITE PROT USER RAM
 0855 8614 18
0856 8615 60
                                                                                  CLC
0857 8616 4C 27 88 E1FARM JMF CALC3
0858 8619 B2FARM=*
0859 8619 $
0860 8619 $ 2 PARAMETER EXI
                                                                                    RTS
                                                      ; 2 PARAMETER EXEC BLOCKS
 0861 8619
0862 8619 C9 10 STD2 UPP ****
0863 8618 D0 12 BNE MEM2
0864 861D 20 A7 82 JSR P3SCR
0865 8620 AD 4D A6 LDA P2H
0866 8623 A0 01 LDY #1
0867 8625 91 FE STA ($FE),Y
 0862 8619 C9 10 STD2 CMP **10 #STORE DOUBLE BYTE
0867 8625 91 FE STA ($FE),Y
0868 8627 88 DEY
0869 8628 AD 4C A6 LDA P2L
0870 862B 91 FE STA ($FE),Y
0871 862D 18 CLC
0872 862E 60 RTS
0873 862F C9 4D MEM2 CMP */M *CONTINUE MEM SEARCH W/OLD PTR
0874 8631 D0 09 BNE VER2
0875 8633 AD 4C A6 LDA P2L
0876 8636 8D 4E A6 STA P1L
0877 8639 4C 08 88 JMP MEM3C
0878 863C C9 56 VER2 CMP */V *VERIFY MEM W/CHKSUMS * 2 PARM
0879 863E D0 48 BNE L12B
0880 8640 20 9C 82 JSR P2SCR
0881 8643 20 2E 83 JSR ZERCK
```

LINE	# LOC		cor	Œ	LINE					
0882 0883	8646 8649	20 A2	16	83	VADDR	JSR LDX	CRLFSZ			
0884	8649		42	62.3	V2		SPACE			
0885	864E	ÃO		00	V	LDY				
0886	8650	B1					(SFE) yY			
0887	8652	***	DD	82			CHKSAD			
0888	8655		FA				OUTBYT			
0889	8658		B2				INCOMP			
0890	865B		10			BVS				
0891	865D		02				*+4			
0892	865F		ŏĈ			BCS				
0893	8661	CA				DEX				
0894	8662		E7			DNE				
0895	8664	20	25	83	VOCK		OCMCK			
0896	8667		86			JS₹	INSTAT			
0897	866A	90	DΑ			BCC	VADDR			
0898	866C	60				RTS				
0899	866D		BE	82	V1		DECCMP			
0900	8670		08			CPX				
0901	8672	FΌ	03				米十哲			
0902	8674	E8				INX				
0903	8675		F6			BPL				
0904	8677		25	83			OCMCK			
0905	867A	20	4 D	83		JSR	CRLF			
0906	867D	20	42	83			SPACE			
0907	8680	AE.	37	A6		LDX	SCR7			
0908	8683	20	F 4	82		JSR	OUTXAH			
0909	8686	18				CLC				
0910	8687	60				RTS				
0911	8688	C9	12		L128	CMP	<b>#</b> \$12	FLOAD KIM	1 FMT TAPE,	2 PARMS
0912	868A	DО	OC.			BNE	SP2B			
0913	848C	ΑĎ	<b>4</b> C	A6	L120	LDA	P2L			
0914	868F	C9	FF			CMF	<b>#</b> \$FF	#ID MUST	BE FF	
0915	8691	DO	F4			BNE	L128-1	#ERR		
0916	8693	A0	00			LDY	<b>#</b> 0	#MODE = H	IS	•
0917	8695	4¢	E9	85		JMP	L11D			* .
0918	8698	C9	1 C		SP28	CMP	#\$1C	SAVE PAP	ER TAPE, 2	PARMS
0919	869A	DO	75			BNE	E2PARM			
0920	869C	18				CLC				
0921	869D	20	88	81		JSR	SAVER			
0922	86A0		9C				P2SCR			
0923	86A3		FΑ	86	SP2C		DIFFZ			
0924	8666		03				SP2D			
0925	8668		C4		SPEXIT		RESALL			
0926	86AB			83	SP2D		CRLF			·
0927	86AE		58	A6			MAXRC			
0928	86B1		05				SP2E			
0929	84B3		58	A6			MAXRC			
0930	8486		02				SP2F			
0931	8688		01		SP2E	ADC				
0932	86BA		31)	A6	SP2F	STA				
0933	86BD		38				#\$3B			
0934	86BF		47				OUTCHR			
0935	86C2		3D			LDA				
0936	8605	20	F4	86		JSR	SVBYTE			

```
LINE # LOC
              CODE
                           LINE
0937
      8408
            AS FF
                                 LDA SEE
                                 JSR SUBYTE
0938
            20 F4 86
      86CA
0939
      86CD
            A5 FE
                                 LDA $FE
0940
      86CF
            20 F4 86
                                 JSR SVBYTE
0941
            00 0A
                         MORED2 LDY #$00
      8602
0942
      8604
            B1 FE
                                 LBA ($FE),Y
                                 JSR SVBYTE
0943
            20 F4 86
      8606
                                 JSR INSTAT
                                                  #STOP IF KEY DEPRESSED
0944
      8609
            20 86 83
                                 BCS SPEXIT
0945
      86DC
            BO CA
                                 JSR INCOMP
0946
            20 B2 82
      86DE
0947
      8661
            20 CS
                                BUS SPEXIT
0948
      86E3
            CE 3D A6
                                 DEC RC
0949
                                 BNE MORED2
      8686
            DO EA
0950
      86E8
            AE 37 A6
                                 LDX SCR7
                                 LDA SCR6
0951
      SAEB
            AD 36 A6
0952
      86EE
            20 F4 82
                                 JSR DUTXAH
0953
      86F1
            18
                                 CLC
            90 AF
0954
      86F2
                                 BCC SP2C
0955
      86F4
            20 DD 82
                         SVBYTE JSR CHKSAD
0956
                                 JMP OUTBYT
      86F7
            40 FA 82
0957
      86FA
            20 2E 83
                         DIFFZ
                                 JSR ZERCK
0958
                                 LDA P3L
      86FD
            AD 4A A6
                         DIFFL
0959
                                 SEC
      8700
            38
                                 SBC $FE
0960
      8701
            E5 FE
0961
      8703
            48
                                 PHA
0962
      8704
            AD 48 A6
                                 LDA P3H
0963
      8707
            E5 FF
                                 SBC $FF
0964
      8709
            FO 04
                                 BEQ DIFF1
0965
      870B
            68
                                 PLA
0966
      870C
            A9 FF
                                 LDA #SFF
0967
      870E
            60
                                 RTS
0968
      870F
                         DIFF1 PLA
            68
0969
      8710
                         DIFFL2 RTS
            60
0970
           4C 27 88
                                             MAY BE CALC OR EXEC
      8711
                         E2PARM JMP CALC3
0971
      8714
                         B3PARM##
0972
      8714
0973
                         # 3 PARAMETER COMMAND EXECUTE BLOCKS
      8714
0974
      8714
0975
      8714
            C9 46
                         FILL3
                                 CMP #/F
                                                  FILL MEM
0976
            DO 21
                                 BNE BLK3
      8716
0977
      8718
            20 90 82
                                 JSR P2SCR
0978
      871B
            A9 00
                                 LDA #0
0979
                                 STA ERCNT
      871D
            8D 52 A6
                                                 - #ZERO ERROR COUNT
0980
      8720
            AD 4E A6
                                 LDA P1L
0981
                         F1
                                 LDY #0
      8723
            A0 00
0982
      8725
            91 FE
                                 STA ($FE),Y
0983
                                 CMP ($FE) Y
      8727
            D1 FE
                                                  *VERIFY
0984
      8729
            FO 03
                                 BEQ F3
0985
      872B
            20 C1 87
                                 JSR BRTT
                                                  FINC ERCNT (UP TO FF)
0986
            20 92 82
                                 JSR INCCMP
      872E
                         F3
0987
      8731
            70 7C
                                 BVS B1
0988
      8733
            FO EE
                                 BEQ F1
0989
      8735
            90 EC
                                 BCC F1
0990
            BO 76
                         F2
                                 BCS B1
                                                  (ALWAYS)
      8737
0991
      8739
            C9 42
                         BLN3
                                 CMP #'B
                                                  #BLOCK MOVE (OVERLAP OK)
```

LINE	* LOC	CODE	LINE		
0992	873B	FO 03	BE	C+* 0	
0993	873D	4C CD 87	ſL.	1P S13B	
0994	8740	A9 00	ΓI	0A #0	
0995	8742	8D 52 A6	ទា	A ERCNT	
0996	8745	20 9C 82		SR P2SCR	
0997	8748	AD 4E A6		PA PIL	
0998	874B	85 FC		A \$FC	
0999	874D	AD 4F A6		A PIH	
1000	8750	85 FD		A SFD	
1001 1002	8752 8754	C5 FF DO 06		fP \$FF	AMHICH DIRECTION TO MOVE?
1003	8756	A5 FC		E. *+8 IA \$FC	
1004	8758	C5 FE		im arc IP AFE	
1005	875A	FQ 53		Q 181	:16 BITS EQUAL THEN FINISHED
1006	875C	BO 14		S B2	MOVE DEC'NG
1007	875E	20 B7 87		R BMOVE	PHOVE INC'NG
1008	8761	E6 FC		C SFC	THE AND THE
1009	8763	DO 02		E *+4	
1010	8765	E6 FD		C \$FD	
1011	8767	20 B2 82		R INCOMP	
1012	876A	70 43	BA	S B1	
1013	876C	FO FO	₽E	Q BLP	
1014	874E	90 EE	BC	C BUP	
1015	8770	BO 3D	BC	S Bi	
1016	8772	A5 FC	B2 L.D	A \$FC	FCALC VALS FOR MOVE DECING
1017	8774	18	CŁ	C	
1018	8775	6D 4A A6		C F3L	
1019	8778	85 FC		A \$FC	
1020	877A	A5 FD		A SED	·
1021 1022	877C 877F	6D 4B A6		C P3H	
1023	8781	85 FD 38		A SFD	
1024	8782	A5 FC	SE	A SFC	
1025	8784	E5 FE		C SFE	
1026	8786	85 FC		A SFC	
1027	8788	A5 FD		A SFD	
1028	878A	ES FF		C \$FF	
1029	878C	85 FD		A \$FD	
1030	878E	20 A7 82		R P3SCR	
1031	8791	AD 4C A6		A P2L	
1032	8794	8D 4A A6		A P3L	
1033	8797	AD 4D A6		A P2H	
1034	879A	8D 4B A6	ST	A ዮ3H	
1035	879D	20 B7 87	BLP1 JS	R BMOVE	; MOVE DEC'NG
1036	87A0	A5 FC		A SFC	
1037	87A2	DO 02		E *+4	
1038	87A4	C6 FD		C \$FD	
1039	87A6	C6 FC		C \$FC	
1040	87A8	20 BE 82		R DECCMP	
1041	87AB	70 02		S Bi	
1042	87AD	BO EE		S BLP1	A PER STAN AND THE
1043 1044	87AF	AD 52 A6		A ERCNT	FINISHED, TEST ERCHT
1044	87B2 87B3	38 DO 01	SE	U E *+3	
1046	87B5	18	CL		
1070	4720	10	U L	₩	

LINE	# LOC		COI	Œ	LINE			
1047	8786	60				RTS		
1048	87F7	AO			BMOVE	LDY		#MOVE 1 BYT + VER
1049	87B9	BI	, ,-				(\$FE),Y	
1050	87BB	91				-,	(\$FC),Y	
1051 1052	87BD 87BF	Ð1 F0				EEQ	(\$FC),Y	
	8701			Λ.	ERTY			FINC ERCNT, DONT PASS FF
1053 1054	8704	60 00	52 cc	(-) C)	Eur I t		##FF	ATIAC EMPILIA DOME CHOS CI.
1055	87C3	FO					*+6	
1056	87C8	cs	V			INY		
1057	8709		52	AA			ERCNT	
1058	870C	60	W A	1757	BRT	RTS		
1059	87C0	09	1.73		S13B	CMP	#\$1D	SAVE KIM FMT TAPE, 3 PARMS
1060	87CF	ĐΟ					\$23B	
1061	87D1	ÃŐ				LDY	#\$()	#MODE = KIM
1062	871/3	ΑD	46	A6	\$13C	LDA	F•1L,	
1063	8706	po	02			BNE	*+4	FID MUST NOT = 0
1064		38				SEC		
1065	8719	60				RTS		
1066	87BA	C9	FF			CMP	##F'F'	;ID MUST NOT = FF
1067	87DC	μo	02			BNE	*+4	
1068	87DE	38			SING	SEC		
1069	87DF	60				RTS		
1070	87E0		93					FUSE END ADDR + 1
1071	87E3		87	8E.		11111111	SENTRY	
1072	87E6	ርዎ			S23B		#\$1E	ASAVE HS FMT TAPE, 3 PARMS
1073	87E8	DO					L23P	
1074	87EA	A0					#\$80	*MODE = HS
1075	87EC	DO					S13C	F(ALWAYS)
1076	87EE	09			L23P		<b>#</b> \$13	FLOAD HS, 3 PARMS
1077	87F0	DO					MEM3	
1078	87F2		4E	A6			P1L	ATTO MICH THE COLO
1079	87F5	C9					#\$FF	;ID MUST BE FF ;ERR RETURN
1080	87F7	DO	93	80			SING INCP3	JUSE END ADDR + 1
1081	87F9 87FC	80		es 2			#\$80	*MODE = HS
1082 1083	87FE		78	o.c.			LENTRY	\$(10)tht: 1423
1083	8766	C9		ØL,	мемз		#'M	#MEM 3 SEARCH - BYTE
1085	8803	DO			TIE.TIG		CALC3	Property of Management of the Property of the
1086	8805		90	82			P2SCR	
1087	8808		4E		MEM3C		P1L	
1088	880B	AQ		1113	T PECT (SPA)	LDY		
1089	8800	Б1					(\$FE).Y	
1090	880F	FO					MEM3E	FOUND SEARCH BYTE?
1091	8811		B2	A2	MEM3D		INCOMP	IND, INC BUFFER ADDR
1092	8814	70		13	116271072		MEM3EX	FWRAP AROUND?
1093	8816	FÖ					MEM3C	
1094	8818	90					MEM3C	
1095	8818	18	***		мемзех			
1096	881B	60				RTS		SEARCHED TO BOUND
1097	881C		17	85	MEM3E		NEWLOC	FOUND SEARCH BYTE
1098	881F	90					MEM3F	/
1099	8821	C9					#'G	PENTERED G?
1100	8823	FO	EC			BEQ	MEM3D	
1101	8825	38				SEC		

```
LINE # LOC CODE LINE
1102 8826 60 MEM3F RTS
1103 8827 C9 43 CALC3 CMP **C CLACULATE, 1, 2 OR 3 PARMS
1104 8829 D0 26 BNE EXE3 FRESULT = F1+F2-P3
1104 8829 D0 26 BNE EXE3 FRESULT = F1+F2-F3
1105 882B 20 4D 83 C1 JSR CRLF
1106 882E 20 42 83 JSR SPACE
1107 8831 18 CLC
                             Jak SPAC
CLC
LDA P1L
ABC P2L
TAY
LDA P1H
ABC P2H
TAX
SEC
TYA
SBC P3L
TAY
TXA
SBC P3H
TAX
1108 8832 AD 4E A6
1109 8835 6D 4C A6
1110 8838 A8
1111 8839 AD 4F A6
1112 883C 6D 4D A6
1113 883F AA
1114 8840 38 /
1115 8841 98
1116 8842 ED 4A A6
1117 8845 A8
1118 8846 8A
1119 8847 ED 4B A6
1120 884A AA
1121 8846 98
                                  TAX
                                 TYA
JSR OUTXAH
1122 884C 20 F4 82
1123 884F 18
                                   CLC
1124 8850 60 RTS

1125 8851 C9 45 EXE3 CMP */E

1126 8853 D0 57 BNE E3PARM

1427 8855 $ SEE IF VECTOR ALREA
                                                    *EXECUTE FROM RAM, 1-3 PARMS
LDA INVEC+2 FINVEC MOVED TO SCRAY SCRB
* PUT ADDR OF RIN IN INVEC
                                                     JINIT RAM PTR IN $FA, $FB
1141 8877 AD 4A A6 LDA F3L
1142 887A 85 FA STA $FA
1143 887C 18
                                   CLC
                                                      FRAM FTR IN SFA, SFB
                                                    FIF OO BYTE, RESTORE INVEC
1156 8896 4C B8 81 JMP RESXAF
```

```
LINE # LOC
            CODE
                          LINE
1157
      8899
            AU 3A A6
                         RESTIV LDA SCRA
                                                 *RESTORE INVEC
                                 STA INVEC+1
1158
      8890
            8D 61 A6
1159
      889F
            AD 3B A6
                                 LDA SCRAFI
            8D 62 A6
1160
      8842
                                 STA INVEC+2
1161
      8885
            18
                                 CLC
1162
      8886
            20 1B 8A
                                 JSR INCHR
1163
      8869
            4C #8 81
                                 JMP RESXAF
                         E3PARM JMP (URCVEC+1) :... ELSE UNREC CMD
1164
      88AC
            66 GD A6
1165
      88AF
                         $ ***
1166
      88AF
                         # ** HEX KEYBOARD I/O
                         #**
1167
      88AF
1168
     88AF
            20 88 81
                         GETKEY JSR SAVER
                                                 #FIND KEY
1169
            20 CF 88
                                 JSR GK
      8882
1170
      8885
            C9 FE
                                 CMP #$FE
1171
            DO 13
                                 BNE EXITOR
      8887
1172
            20 CF 88
                                 JSR 6K
      8889
1173
      8880
            8A
                                 TXA
                                 ASL A
1174
      SSRD
            ÖΑ
11.75
      8888
            QA.
                                 ASL A
1176
      86BF
            OA
                                 ASL A
1177
      88C0
            OA
                                 ASL A
1178
      8801
            8D 3E A6
                                STA SCRE
                                 JSR GK
1179
      88C4
            20 CF 88
1180
      88C7
            84
                                 TXA
1181
      8868
            18
                                 CLC
1182
      8809
                                 ADC SCRE
            6D 3E A6
1183
     8800
            40 88 81
                         EXITOR JMP RESXAF
1184
      88CF
            A9 00
                         GK
                                 LDA #0
                                 STA KSHFL
11.85
      8901
            8D 55 A6
1186
      8804
            20 03 89
                         GN1.
                                 JSR IJSCNV
                                                 #SCAN KB
1187
      8807
            FO FB
                                 BEQ GK1
                                 JSR LRNKEY
1188
      8809
            20 20 89
                                                SWHAT KEY IS IT?
1189
      8800
            FO F6
                                 BEQ GK1
1190
      SSDE
            48
                                 PHA
1191
      88DF
                                 TXA
            8A
1192
      88E0
            48
                                 PHA
            20 72 89
                                 JSR BEEP
1193
      98E1
                                 JSR KEYO
1194
      8864
            20 23 89
                         GK2
1195
      88£7
            DO FB
                                 BNE GK2
                                               #Z=O IF KEY DOWN
1196
      88E9
            20 98 89
                                 JSR NOBEEP
                                                #DELAY (DEBOUNCE) W/O BEEP
1197
                                 JSR KEYQ
      88EC
            20 23 89
1198
     88EF
            DO F3
                                 BNE GK2
1199
      88F1
                                 PLA
            68
1200
      88F2
            AA
                                 TAX
      88F3
1201
            68
                                 FLA
1202
      88F4
            C9 FF
                                 CMP #sFF
                                              JIF SHIFT, SET FLAG + GET NEXT KEY
1203
      88F6
            DO 07
                                 BNE EXITG
1204
      88F8
            A9 19
                                 LDA #$19
1205
      88FA
            8D 55 A6
                                 STA KSHFL
1206
                                 BNE GK1
      88FD
            DO D5
1207
      88FF
            60
                         EXITG
                                 RTS
1208
      8900
            20 C1 89
                         HDOUT
                                 JSR OUTDSP
                                                  JCHAR OUT, SCAN KB
1209
      8903
                         IJSCNV JMP (SCNVEC+1)
            6C 70 A6
1210
      8906
            A9 Q9
                         SCAND
                               LDA #$9
                                                  #SCAN DISPLAY FROM DISBUF
1211
      8908
            20 A5 89
                                 JSR CONFIG
```

1212   890B	LINE	# L8C		coi	DE	LINE				
1215	1212	890B	A2	05			LDX	<b>#</b> 5		
1216   8912   810   00   04   STY   PADA     1217   8918   80   00   04   STA   PADA     1218   8918   80   00   04   STA   PADA     1219   8918   80   00   FD   FD     1219   8918   80   00   FD   FD     1210   8918   70   FD   FD     1210   8918   80   FD   FD     1210   8918   80   FD   FD     1210   8918   80   FD   FD     1210   8918   80   FD   FD     1211   8920   CA   FD     1221   8921   10   FD   FD     1222   8921   10   FD   FD     1223   8923   20   A3   89   KEYO   JSR   KSCONF     1224   8926   A0   FD   FD     1225   8928   40   FD   FD     1226   8928   40   FD   FD     1227   8926   A0   FD   FD     1228   8931   A9   FD   FD     1231   8936   A0   FD   FD     1231   8936   A0   FD   FD     1231   8936   A0   FD   FD     1233   8938   A9   FD   FD     1234   8930   FD   FD     1234   8930   FD   FD     1235   8938   A9   FD   FD     1236   8942   FD   FD     1237   8944   FD   FD     1238   8946   FD   FD     1238   8946   FD   FD     1240   8940   FD   FD     1240   8940   FD   FD     1241   8948   FD   FD     1242   8940   FD   FD     1243   8940   FD   FD     1244   8946   FD   FD     1244   8946   FD   FD     1255   8950   FD   FD     1251   8958   FD   FD     1252   8950   FD   FD     1253   8956   FD   FD     1254   8957   FD   FD     1255   8950   FD   FD     1265   8960   FD   FD     1264   8964	1213	8900	ΑO	00		SC1	LDY	#0		
1216										
1216										
1218   8918   A0   10										
1220					P14					
1221   8920   CA				10		50 th		● 本工()		
1221   8920				er m		SUR		Sr.9		
1222   8921   10   EA				ro				CATA KI		
1224   8924   AD   00				r- 4				CC1		
1224   8926   AD   00   A4   LDA   FADA     1227   8927   49   75   EOR   \$#375     1228   8928   80   EOR   \$#355     1228   8928   80   SF   A6     1229   8931   A9   05   LDA   \$#105     1230   8933   A9   05   LDA   \$#107     1231   8936   AD   02   A4   LDA   PRDA     1232   8939   27   07   AND   \$#807     1233   8938   A9   07   EOR   \$#807     1234   8938   DO   05   BRE   LK1     1235   8937   20   00   A4   BTT   FADA     1236   8942   30   IA   BMI   NOKEY     1237   8946   A9   02   BCC   LK2     1238   8946   90   02   BCC   LK2     1239   8948   A9   03   LDA   \$#103     1240   8940   0A   LK2   ASL   A     1241   8948   0A   ASL   A     1244   8948   0A   ASL   A     1244   8948   0A   ASL   A     1244   8954   A2   19   LK2   ASL   A     1247   8951   AD   BF   A6   BF     1249   8956   AD   BF   BB     1255   8957   EO   D   F8   BE     1255   8958   CA     1256   8957   FO   D   5   BF     1257   8958   CA     1258   8956   AA   TAX     1259   8956   BD   EF   BB     1260   8957   FO   S     1261   8958   CA     1262   8956   CA     1264   8950   BD   CC     1265   8956   CA     1266   8950   BD   CF   BB     1267   8958   CA     1268   8956   CA     1269   8956   CA     1260   8957   FO   O5     1261   8958   CA     1262   8956   CA     1264   8950   BB     1265   8964   FO   O1   BEC   **43     1264   8950   BB     1264   8950   BB     1264   8950   BB     1265   8964   FO   O1     1266   8964   FO   O1     1266   8964   FO   O1     1266   8964   FO   O1     1266   8964   FO   O1     1266   8964   FO   O1     1266   8964   FO   O1     1266   8964   FO   O1     1266   8964   FO   O1     1266   8967   FO   O1     1266   8970   O3     1267   8956   CA     1267   8964   FO   O1     1268   8964   FO   O1     1268   8964   FO   O1     1269   8964   FO   O1     1260   8964   FO   O1     1260   8964   FO   O1     1260   8964   FO   O1     1260   8964   FO   O1     1260   8964   FO   O1     1260   8964   FO   O1     1260   8964   FO   O1     1260   8964   FO   O1     1260   8964   FO   O1     1260					QΦ	KEVA			# KEY TIOUN	TO CYES THEN 750)
1225   892B   40						IVE 148			* 15 p. 1 10 074014	: (120 )/0.14 //
1226   892E   40					1"1"4					
1227   892C   29   3F				<i>,</i> ,				TH 48.7		
1228				αE.		TENKEY		# <b>\$</b> 3E	* DETERMINE	MHAT KEY IS DOMN
1230					66	1			A Market I HELLER THE LAND	14. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
1230					7.14					
1231   8936					89					
1233   893B   49   07							LDA	PRDA		
1234   893B	1232	8939	29	07			AND	#\$07		
1235 893F 2C 00 A4 BIT PADA  1236 8942 30 1A BMI NOKEY  1237 8944 C9 04 LK1 CMP #404  1238 8946 90 02 BCC LK2  1239 8948 A9 03 LDA #403  1240 8940 0A LK2 ASL A  1241 894B 0A ASL A  1242 894C 0A ASL A  1243 894B 0A ASL A  1244 894B 0A ASL A  1245 895F 0A ASL A  1246 8950 18 CCC  1247 8951 6D 3F A6 ADC SCRF  1248 8954 A2 19 LDX ##19  1249 8956 DD 06 8B LK3 CMP SYM,X  1250 8959 F0 05 BEQ FOUND  1251 895B CA DEX  1252 895C 10 F8 BEQ FOUND  1253 895B CA DEX  1254 895F 60 A FOUND  1255 8960 8A FOUND  1256 8961 18 CCC  1257 8962 6D 55 A6 ADC SCHF  1258 8965 AA FOUND  1259 8966 BD EF 8B LDA ASCII,X  1259 8966 BD EF 8B LDA ASCII,X  1260 8960 18 CCC  1261 8960 70 01 BEQ  1262 8960 18 CFT  1263 8966 F0 01 BEQ  1264 8970 38 SEQ  1265 8971 60 F SEC  1267 8976 60 F SEC  1268 8968 F0 01 BEQ  1268 8968 F0 01 BEQ  1268 8968 F0 01 BEQ  1268 8968 F0 01 BEQ  1268 8970 38 SEC	1233	893B	49	07			EOR	<b>#\$07</b>		
1236	1234	893D	DO	05			BNE	ŁK1		
1237	1235	893F	20	00	A4		BIT	PADA		
1238	1236	8942	30	1.6			BMI	NOKEY		
1239	1237	3744	C9	04		LKI.	CMP	#\$04		
1240 8948 0A	1238	8946	90	02			BCC	LK2		
1241 894E OA ASL A 1242 894C OA ASL A 1243 894B OA ASL A 1244 894E OA ASL A 1245 894F OA ASL A 1246 8950 18 CLC 1247 8951 6D 3F A6 ADC SCRF 1248 8954 A2 19 LDX \$\$19\$ 1250 8959 FO 05 BER FOUND 1251 895B CA DEX 1252 895C 10 F8 BFL LK3 1253 895E E8 NOKEY INX 1254 895F 60 BR FOUND TXA 1256 8961 18 CLC 1257 8962 6D 55 A6 ADC KSHFL 1258 8965 AA TAX 1259 8966 BB EF BB LDA ASCII;X 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ ;KEY DOWN? RETURN IN CARRY 1263 896E FO 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS	1239	9948	AΫ	03			LDA	##03		
1242 894C 0A ASL A 1243 894B 0A ASL A 1244 894E 0A ASL A 1245 894F 0A ASL A 1246 8950 18 CLC 1247 8951 6D 3F A6 ADC SCRF 1248 8954 A2 19 LDX ★\$19 1249 8956 DD 06 8B LK3 CMF SYM, X 1250 8959 F0 05 REQ FOUND 1251 895B CA DEX 1252 895C 10 F8 BFL LK3 1253 895E E8 NOKEY INX 1254 895F 60 RTS 1255 8960 8A FOUND TXA 1256 8961 18 CLC 1257 8962 6D 55 A6 ADC KSHFL 1258 8965 AA TAX 1259 8965 AA TAX 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ FKEY DØWN? RETURN IN CARRY 1262 896D 18 CLC 1263 896E F0 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS	1240	8946	OA			LK2	ASL	A		
1243 894B 0A	1241	894B	OA.				ASL.	A		
1244 894E 0A ASL A 1245 894F 0A ASL A 1246 8950 18 CLC 1247 8951 6D 3F A6 ADC SCRF 1248 8954 A2 19 LDX ★\$19 1249 8956 DD D6 8B LK3 CMF SYM,X 1250 8959 FO 05 BER FOUND 1251 895B CA DEX 1252 895C 10 F8 BFL LK3 1253 895E E8 NOKEY INX 1254 895F 60 RTS 1255 8960 8A FOUND TXA 1256 8961 18 CLC 1257 8962 6D 55 A6 ADC KSHFL 1258 8965 AA TAX 1259 8966 BB EF 8B LDA ASCII,X 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYR KEYR KEYR KEYR KEYR KEYR 1262 896D 18 CLC 1263 896E FO 01 BER 1264 8970 38 SEC 1265 8971 60 RTS	1242	894C	OΑ							
1245 894F 0A		89411	OA							
1246 8950 18										
1247 8951 6D 3F A6								A		
1248 8954 A2 19 LDX ##19 1249 8956 DD D6 8B LK3 CMF SYM,X 1250 8959 FO O5 BER FOUND 1251 895B CA DEX 1252 895C 10 F8 BFL LK3 1253 895E E8 NOKEY INX 1254 895F 60 RTS 1255 8960 8A FOUND TXA 1256 8961 18 CLC 1257 8962 6D 55 A6 ADC KSHFL 1258 8965 AA TAX 1259 8966 BD EF 8B LDA ASCII,X 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ KEY DOWN? RETURN IN CARRY 1262 896D 18 CLC 1263 896E FO O1 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS								et ette. en		
1249 8956 DD D6 8B LK3 CMF SYM,X 1250 8959 FO 05 BEQ FOUND 1251 8958 CA DEX 1252 895C 10 F8 BFL LK3 1253 895E E8 NOKEY INX 1254 895F 60 RTS 1255 8960 8A FOUND TXA 1256 8961 18 CLC 1257 8962 6D 55 A6 ADC KSHFL 1258 8965 AA TAX 1259 8966 BD EF 8B LDA ASCII,X 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ KEY DOWN? RETURN IN CARRY 1262 896D 18 CLC 1263 896E FO 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS					A6					
1250 8957 FO 05 BEQ FOUND  1251 8958 CA DEX  1252 895C 10 F8 BFL LK3  1253 895E E8 NOKEY INX  1254 895F 60 RTS  1255 8960 8A FOUND TXA  1256 8961 18 CLC  1257 8962 6D 55 A6 ADC KSHFL  1258 8965 AA TAX  1259 8966 BD EF 8B LDA ASCII,X  1260 8969 60 RTS  1261 896A 20 23 89 KYSTAT JSR KEYQ KEY DOWN? RETURN IN CARRY  1262 896D 18 CLC  1263 896E FO 01 BEQ *+3  1264 8970 38 SEC  1265 8971 60 RTS										
1251 8958 CA					8B	LK3				
1252 895C 10 F8				05				t nakh		
1253 895E E8 NOKEY INX 1254 895F 60 RTS 1255 8960 8A FOUND TXA 1256 8961 18 CLC 1257 8962 6D 55 A6 ADC KSHFL 1258 8965 AA TAX 1259 8966 BD EF 8B LDA ASCII, X 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ KEY DOWN? RETURN IN CARRY 1262 896D 18 CLC 1263 896E F0 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS				P" /"				4 4-179		
1254 895F 60 RTS  1255 8960 8A FOUND TXA  1256 8961 18 CLC  1257 8962 6D 55 A6 ADC KSHFL  1258 8965 AA TAX  1259 8966 BD EF 8B LDA ASCII, X  1260 8969 60 RTS  1261 896A 20 23 89 KYSTAT JSR KEYQ KEY DOWN? RETURN IN CARRY  1262 896D 18 CLC  1263 896E FO 01 BEQ *+3  1264 8970 38 SEC  1265 8971 60 RTS				ru		STOREST V		1-7-3		
1255 8960 8A FOUND TXA 1256 8961 18 CLC 1257 8962 6D 55 A6 ADC KSHFL 1258 8965 AA TAX 1259 8966 BD EF 8B LDA ASCII, X 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ KEY DOWN? RETURN IN CARRY 1262 896D 18 CLC 1263 896E FO 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS						NUM: 1				
1256 8961 18						# CU IVIV.				
1257 8962 6D 55 A6 ADC KSHFL 1258 8965 AA TAX 1259 8966 BD EF 8B LDA ASCII,X 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ KEY DOWN? RETURN IN CARRY 1262 896D 18 CLC 1263 896E FO 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS						ւ ոննո				
1258 8965 AA TAX 1259 8966 BD EF BB LDA ASCII; X 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ ; KEY DOWN? RETURN IN CARRY 1262 896D 18 CLC 1263 896E FO 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS				ent 100	A.4.			MO LACT		
1259 8966 BD EF 8B LDA ASCII;X 1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ ;KEY DOWN? RETURN IN CARRY 1262 896D 18 CLC 1263 896E F0 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS				Jü	но			NORTH		
1260 8969 60 RTS 1261 896A 20 23 89 KYSTAT JSR KEYQ FKEY DOWN? RETURN IN CARRY 1262 896D 18 CLC 1263 896E F0 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS				er er	C) YO			AGCTTAY		
1261 896A 20 23 89 KYSTAT JSR KEYQ				ĽΓ	OΩ			Undarray		
1262 896D 18 CLC 1263 896E F0 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS				23	89	KYSTAT		KEYQ	TKEY DOWN?	RETURN IN CARRY
1263 896E F0 01 BEQ *+3 1264 8970 38 SEC 1265 8971 60 RTS				W- 1-0	4.			r ram * 315		
1264 8970 38 SEC 1265 8971 60 RTS				Ø1				*+3		
1265 8971 60 RTS				~ ^				· ==		
				88	81	BEEP	JSR	SAVER	POELAY (BO	UNCE) WYBEEP

J 174E	# LOC		co:	DE	LINE			
1267	8975	A9	OD.		BECPP3	LDA	# \$ OTI	
1268	8977		A5	82			CONFIG	
1269	897A		40			LDX	##4O	JOURATION CONSTANT
1270	897C	A9	08		BE 1	LDA	#8	
1271	897E		02				PBDA	
1272	8981		95	89			RE2	
1273	8984		06			LDA		
1274 1275	8986 8989		92 95				PBDA BE2	
1276	898C	CA	7.0	67.7		DEX	1047.25	
1277	898D		ED				BE1	
1278	898F		A3	89			KSCONF	
1279	8992	40	0.4	81		JMP	RESALL.	
1280	8995	ΑQ	28		BE2	LDY.	#\$28	
1281	8997	88			BES	DEX		
1282	8998		FΦ				BE3	
1283	899A	60		25.4	A LOS SA PA PA PA PA	RTS	73 A I 12" P.	A 97-871 A 37 51 773 TOT FT 17
1284	8998		88	83	NOBEEP			DELAY W/O BEEP
1295	899E	A9	77	00			##01 BEEPPS	
1286 1287	89A0 89A3	A9		07	KSCONE		,	CONFIGURE FOR KEYBOARD
1288	87A5		88	81	CONFIG			CONFIGURE I/O FROM TABLE VAL
1289	87A8	AO		47.12	17 (3) (1) 1. 12		##01	PARTY STREET, ACAD FIXEL FURNISH YELD
1290	89AA	AA	1			TAX	W 7 W	
1291	89AB		08	88	CONI		VALSP2,X	
1292	89AE	99	02	A4			PBDAyY	
1293	89B1		cs			LDA	VALS+X	
1294	8984		00	A4			PADAFY	
1295	8987	CA				DEX		
1296 1297	99B8 89B9	88 10	eл			DEY	CON1	
1298	89BB		64	ge 1			RESALL	
1299	89BE		AF		HKEY		GETKEY	GET KEY FROM KB AND ECHO ON KB
1300	8901		88		OUTDSP		SAVER	FDISPLAY OUT
1301	8904	29					単歩プド	
1302	8906	C9	07			CMP	# <b>\$</b> 07	
1303	8908	IO	03			BNE	NBELL	
1304	89CA		75				BEEFF3	
1305	89CD		06	8A	MBELL		TEXT	FOUSH INTO SCOPE BUFFER
1305	8900	C9					#\$20	#SINGLE QUOTET
1307	89112	DO					0901	
1308 1309	89D4 89D7	09	45 00	HO			RDIG #\$80	
1310	8909		45	44			RDIG	
1311	89DC	DO		1712			EXITOD	
1312	89DE	A2			0UD1		#\$3A	
1313	89E0		EE	88	oup2		ASCIM1.X	
1314	89E3	FO					GETSGS	
1315	89E5	CA				DEX		
1316	89E6	ÜΟ					2400	
1317	89E8	FO					EXITOD	
1318	89EA		28	.8¢	GETSGS		SEGSM1+X	IGET CORR SEG CODE FROM TABLE
1319 1320	89ED	69					#\$F0	
1320	89EF 89F1	FO					EXITOD	
オペセト	OFF	A2	VV			ĽΰX	τV	

LINE	# LOC	COÏ	)E	LINE			
1322	89F3	48			PHA		
1323 132 <b>4</b>	89F4 89F7	BD 41 90 40		OUD3		DISBUF+1•X DISBUF•X	SHOVE DOWN DISPLAY BUFFER
1325	89FA	E.8			INX	# 65	
1326 1327	89FB 89FD	E0 05			DEX	0fiti3 #9	
1328	89FF	68			PLA		
1329	8400	8D 45		4114 h 4 MF 190 775 975		RDIG	
1330	8A03	4C C4	81	TEXT	HHC AHT		JUPDATE SCOPE BUFFER
1331 1332	8A06 8A07	48 8A		16.41	TXA		POP APPEAL GRANCE IN START COLOR
1333	80A8	48			FHA		
1334	8A09	A2 1E				##1度	
1335	BAOB	BD 00		TXTMOV		SCPBUF X	
1336 1337	8A0E 8A11	9D 01 CA	PФ		DEX	SCFBUF+1+X	
1338	8A12	10 F7				TXTMDV	
1339	8414	68			PLA		
1340	8A15	AA			TAX		
1341 1342	8416	80 00	A.4		PLA	SCPRUF	
1343	8A17 8A1A	60 60	MO		RTS	201, 201,	
1344	8A1B	14 W		<b>\$</b>			
1345	8A1B			***			
1346	8A1B				ERMIT	MAL. 1/0	
1347 1348	8A1B 8A1B	20 88	81	;*** INCHR	JSR	SAVER	FINPUT CHAR
1349	8A1E	20 41		TIMOTIA		VAILAI	, 4 6
1350	8A21	29 7F				#\$7F	
1351	8A23	C9 61				#\$61	
1352	8A25	90 06				INRT1	
1353 1354	8A27 8A29	69 7B BO 02				##ブβ INRT1	
1355	8A2B	29 DF				#\$DF	
1356	8A2D	C9 OF		INRTI		#\$0F	FCTL O ?
1357	8A2F	DO OB				INRT2	
1358 1359	8A31 8A34	AD 53	A6			TECHO #\$40	#TOGGLE CTL O BIT
1360	8A36	8D 53	A6			TECHO	
1361	8439	18			CLC		
1362	8A3A	90 E2				INCHR+3	GOOGET ANOTHER CHAR
1363	8A3C	C9 OD		INRT2		##OD RESXAF	CARRIAGE RETURN?
1364 1365	8A3E 8A41	4C B8		TM ITMU		(INVEC+1)	
1366	8A44	20 09				NIBASC	
1367	8A47	20 88		OUTCHR		SAVER	
1368	8848	20 53	A6				FLOOK AT CTL O FLAG
1369	BA4D	70 03	0.4			*+5	
1370 1371	8A4F 8A52	20 55 40 04				INJOUV RESALL	
1372	8A55	6C 64		VUOLNI		(OUTVEC+1)	
1373	8A58	20 88		INTCHR	JSR	SAVER	IN TERMINAL CHAR
1374	8ASB	A9 00			LDA		
1375	9A5D	85 F9		1.00%		\$F9 PBDA	FIND LEADING EDGE
1376	8A5F	AD 02	led <b>ub</b>	LOOK	F Tald	, 42,4277	A to resident the business of the state of t

LINE	# LOC		cor	Œ	LINE				
1377	8862	20	54	A6			TOUTFIL		
1378	8865	38				SEC			
1379	8466		40				# <b>\$40</b>		
1380	8868	90					L00K		Jr. 19 191
1381	8868		E9		AIM		DLYH	TERMINAL.	BIL
1382	8660		02	Α4			PBDA		
1383	8470		54	A6			TOUTFL		
1384	8A73	38	40			SEC	#\$40	tan bire	5,7 (TTY,CRT)
1385 1386	8A74 8A76	E9	53	A6			TECHO	∌ECHO BIT'	
1387	8A79	10		НΦ			DMY1	Machino 15 to 1	ī
1388	9A7B		D4	88			OUT		
1389	8A7E		87				SAVE		
1390	8A81	AO	07	UA	DMY1	L.DY			
1391	8A83	88	"//		TLP1	DEY	* .		
1392	8A84	DО	FΌ				TLP1		
1393	8486	ĒΑ				NOP			
1394	8487	66	F9		SAVE	ROR	\$F'9		
1395	8489	20	E.9	8A		JSR	DΓΛΗ		
1396	8480	48				FHA		FTIMING	
1397	CBA8	B5	00			LDA	0 <b>,</b> X		
1398	8A8F	68				PLA			
1399	8890	90	08			BCC	TIN		
1400	8A92	20	ፎዎ	8A			<mark>ጀ</mark> ርሃዘ		
1401	8A95	18				CLC			
1402	8A96		D4	8A			our		
1403	8499	A5					\$F9		
1404	849B	49					#\$F'F'		
1405	8A9D	4C		81	had als b d also		RESXAF	4 7075-2175-4	8005 ANT
1406	SAAO	85			TOUT		\$F9	; TERMINAL	CHR UUT
1407	8442		88				SAVER DLYH		
1408	8AA5	20 A9	30	8A			#\$30		
1410	8668 6668		03	A 4			FBBA+1		
1411	SAAD	A5		24.7			\$F9		
1412	8AAF	A2					#\$0B		
1413	9AB1	49					#\$FF		
1414	8AB3	38	٠,			SEC			
1415	8AB4		()4	84	DUTC		OUT		
1416	8AB7		E6				DLYF		
1417	BABA	AO		<b></b> .			#\$06		
1418	SARC	88	0 .,		PHAKE	DEY	0 7 0 0		
1419	SARD	DO.	FD				PHAKE		
1420	SABE	EA	-			NOF			
1421	8AC0	4A				LSR	A		
1422	8AC1	CA				DEX			
1423	8AC2	DO	FΟ				OUTC		
1424	BAC4	A5					\$F9		
1425	8404	ሮዎ					#\$0D		
1426	8908	FΟ					GOPAD		
1427	8ACA	C9					#\$0A		
1428	8ACC	DO					LEAVE		
1429	8ACE		32		GOPAD		PAD		
1430	8AD1		C4	81	LEAVE		RESALL	A MARKET PRO. 1 A M A A A A A A	P. W. P. 1914-
1431	8AD4	48			OUT	PHA		FTERMINAL	8T1 001

LINE	4 LOC	C	ODE	LINE			
1432 1433 1434 1435 1436 1437 1438 1439	8AD5 8AD8 8ADA 8ADC 8ADE 8AE1 8AE4 8AE5	AD 0 29 0 90 0 09 3 2D 5 8D 0 68	F 2 0 4 Ad	S OUTONE	AND BCC ORA AND	PBDA #\$OF OUTONE #\$30 TOUTFL PBDA	≇MASK GUTPUT
1440 1441 1442 1443 1444 1445	8AE6 8AE9 8AEA 8AEB 8AEC	20 E 08 48 8A 48	9 84	DLYH DLYF	JSR PHP PHA TXA PHA	DLYH	∮DELAY FULL ∮DELAY HALF
1446 1447 1448 1449 1450 1451 1452	8AED 8AEE 8AF1 8AF3 8AF4 8AF6	98 AE 5 AO 0 88 DO F CA	3 D	BLYX DLYY	BNE BNE DEX LDY	SDEYT #3 DLYY	
1453 1454 1455 1456 1457 1458 1459	8AF9 8AFA 8AFB 8AFC 8AFD 8AFE 8AFF	A8 68 AA 68 28 60 A9 0	0	BAUD	TAY FLA TAX PLA PLP RTS LDA	*0	DETERMINE BAUD RATE ON PB7
1460 1461 1462 1463 1464 1465	8801 8802 8805 8806 8808 8808	A8 AD 0 0A B0 F 20 2 90 F	A 7 BI	3 CLEAR	ASL BCS JSR BCC	PBDA A SEEK INK CLEAR INK	
1466 1467 1468 1469 1470 1471 1472	880D 8810 8812 8815 8818 8818 8818	BO F 8C 5 BD 6 CD 5 BO 6	B 1 Ad 3 80 1 Ad 7 80	5 DEAF S	BCS STY LDA CMP BCS LDA	SET SDBYT DECPTS,X SDBYT AGAIN STDVAL,X	‡L⊖AD CLOSEST STD VALUE
1473 1474 1475 1476 1477	8820 8823 8824 8825 8827 8828	8D 5 60 E8 10 E C8 A2 1	Έ	AGAIN INK	RTS INX BPL INY	DEAF	
1479 1480 1481 1482 1483	882A 882B 882D 8830 8831 8832	CA DO F AD C OA 60 AE 5	D 2 A		LDA ASL RTS LDX	INK1 PBDA A PADBIT	FPAD CARRIAGE RETURN
1485 1486	8835 8835	20 E CA			JSR DEX	DLYF	

```
LINE # LOC CODE LINE
1487 8839 DO FA
                           BNE PAD1
1538 8BA4 18 CLC
1539 8BA5 90 E7 BCC ACC1
1540 8BA7 20 86 8B TTY JSR ACCESS FUN WRITE PROT RAM
1541 8BAA A9 D5 LDA #$D5 $110 BAUB
```

```
CODE LINE
LINE # LOC
                                  STA SDBYT
             8D 51 A6
1542
     8840
                                  LDA TOUTFŁ
1543
      SBAF
             AD 54 A6
1544
      8882
             09 40
                                  ORA #$40
             8D 54 A6
                                  STA TOUTFL
1545
      8884
                                  JSR ACCESS
                                                  - JUN WRITE PROT RAM
1546
      SBB7
             20 86 8B
                          VECSW
                                  LDX ##8
             A2 08
1547
      BBBA
                                 LDA TRMTBL.X
            BD 6F 8C
                          SWLF2
1548
      SBBC
1549
      SEBF
             9D 60 A6
                                  STA INVEC.X
                                  DEX
1550
      8802
            CA
            10 F7
                                  BPL SWLP2
1551
      BBC3
      8805
                                  RTS
1552
            60
1553
      8300
1554
      8806
                          ***
                          *** TABLES (I/O CONFIGURATIONS, KEY CODES, ASCII CODES)
1555
      8806
1556
      8BC6
                          ***
                                 .BYT $00,$80,$08,$37 FKB SENSE, A=1
1557
      BBC6
             00
                          VALS
      8BC7
             80
1557
1.557
      8368
             08
1557
      8809
             37
                                 .BYT $00,$7F,$00,$30 FKB LRN, A=5
      8BCA
1558
             00
             76
1558
      SECE
1558
      8800
             00
1558
      SECD
             30
                                 .BYT $00, $FF, $00, $3F | SCAN DSP, A=9
      SECE
1559
             00
1559
      8BCF
             FF
1559
      8800
             00
1559
      8801
             3F
                                  .BYT $00,$00,$07,$3F ;BEEF, A=D
1560
      8802
             00
1560
      8BD3
             00
1560
      8ED4
             07
1560
      8805
             3F
                          VALSP2 =VALS+2
1561
      8806
                                                   FREY CODES RETURNED BY ERNKEY
1562
      880%
                          SYM
                                  ≂:≭
1563
      8806
                          TABLE=*
                                  .BYT $01

♦0/U0

1564
      8006
             01
                                  .BYT $41
                                                   $1/U1
1565
      8BD7
             41
                                  .BYT $81
      8008
                                                   #2/U2
1566
             81
                                  .BYT $C1
1567
      8BD9
             C1
                                                   #3/U3
                                  .BYT $02
1568
      BBDA
             02
                                                   $4/U4
                                  .BYT $42
             42
                                                   $5705
1549
      SEDB
                                  .BYT $82
1570
      SBDC
             82
                                                   36/U6
                                  .BYT $C2
                                                   ;7/U7
1571
      SBDD
             C2
                                  .BYT $04
1572
      SBDE
             04
                                                   48/JMP
                                  .BYT $44
      SBDF
                                                   #97VER
             44
1573
                                  .BYT $84
                                                   #A/ASCII
1574
      8BEO
             84
                                  .BYT $C4
                                                   #B/BLK MOV
1575
      8BE 1
             C4
                                  .BYT $08
                                                   #C/CALC
1576
      8BE2
             08
                                  .BYT $48
1577
      8BE3
             48
                                                   *D/DEP
                                  .BYT $88
      88E4
                                                   #E/EXEC
1578
             88
                                  .BYT $C8
1579
      8BE:5
             C8
                                                   FFFILL
                                  .BYT $10
                                                   #CR/SD
      8BE6
1580
             10
                                  .BYT $50
                                                   j-/+
1581
      8BE7
             50
                                  ,BYT $90
                                                   9>/<
1582
      8BE8
             90
                                  .BYT $DO
                                                   #SHIFT
      88E9
1583
             DO
                                  .BYT $20
1584
      BBEA
                                                   ∮GO/L₽
             20
```

LINE	# LOC		CODE LINE							
1585	83EB	60		.BYT	\$60	#REG/SF	9			
1586	SBEC	ΑO		BYT		# MEM/WF				
1587	SBED	00		*BYT	\$00	3L2/L1				
1588	SBEE	40		FYT	\$40	\$52/S1				
1589	SBEF			# <b>j</b> _						
1590	S BET		ASCII	<b>≃∷ ≭</b>		#ASCIT	CODES	AND	HASH	CORES
1591	SEEF	30		·BYT		) ZERO				
1592	8BF0	31		· BYT		ONE				
1593	88F 1	32 33		*BYT		∲ ("W(i) • ************************************				
1594 1595	8BF2 8BF3	34		.BYT		FOUR				
1596	8BF4	35		BYT		FIVE				
1597	8BF5	36		BYT		SIX				
1598	9BF6	37		BYT		#SEVEN				
1579	8BF7	38		*BYT		#EIGHT				
1600	8BF8	39		BYT		ININE				
1.601	8BF9	41		BYT		) A				
1602	8BFA	42		BYT		∮B				
1603	SBFB	43		.BYT		îС				
1604	8BFC	44		TYE,	\$44	\$ ID				
1605	abed	45		• BYT	<b>\$45</b>	\$ E				
1606	8BFE	46		.BYT		; F				
1302	8BFF	ΟĽι		BYT		9 CR				
1508	8000	20		TYE,		≇DASH				
1609	8001	36		BYT		9>				
1610	8002	F: [F:		BYT		#SHIFT				
1611	8003	47		*BA1		9 G				
1612 1613	8004 8005	52		BYT.		PR .				
1614	8C06	4D 13		TYE.		#M #L2				
1615	8007	1.5		.BYT		752				
1616	8008	L G.	# KB UP			₹ 13 x2				
1617	8008	14		.BYT		\$U0				
1618	8009	15		BYT		; U1				
1619	SCOA	1.6		TYE,		¥Ú2				
1620	8008	17		BYT		9 U.3				
1621	8000	18		.BYT		; U4				
1622	8000	19		.BYT	\$19	9 U.S				
1623	SCOE	1.6		*BYT		÷U6				
1624	8COF	1 B		·BYT		₹UZ				
1625	8010	44		BYT		9 J				
1626	8011	56		.BYT		şŲ				
1627	8C12	E.E.		• BYT		#ASCII				
1628	8013	42		,BYT		#B				
1629	8014	43		BYT		# C				
1630	8015	44		BYT		9 I)				
$\frac{1631}{1632}$	8C16 8C17	45 46		.BYT .BYT		9 E 9 F				
1633	8C18	ችር 10		.BYT		,r ,sd				
1634	8019	28		·BYT		9 <del>†</del>				
1635	8C1A	30		BYT		*<				
1636	8C1B	00		BYT		SHIFT				
1637	8C1C	11			\$11	;LF				
1638	8010	1 C		BYT		; SP				
1639	8C1E	57		.BYT		₽W				

```
LINE # LOC
               CODE LINE
                                .BYT $12
1640
      8C1F
                                                7 1... 1.
            1.2
                                BYT $1D
      8020
                                               - 9S1
1641
            1 D
     8021
                               .BYI $2E
                                               ŷ.
            2E
1642
                               .BYT #20
                                                FILANK
1643
     8022
            20
                               .BYT $3F
                                                9 P
     8023
            35
1644
            50
1645
     8024
                               .BYI $07
                                               €RELL.
     8025
            07
1646
                               .BYT $63
                                                #SMALL C
1647
      8026
            63
                               .BYT #2F
                                               9/
1648
     8027
            25
                                .BYT $2A
                                               ÷ж
1649
     8028
            26
                      FRIT #ZH
F SEGMENT CODES FOR ON-BOARD DISPLAY
1650
     8029
1651
     8029
                       SE68M1 =*-1
                                               $ZERO
     8029
            315
                                .BYT #3F
1652
                                               #ONE
     802A
                                .BYI $Q6
1653
            0.5
     8C2B
            58
                                .BYT #5B
                                               #T₩0
1654
                                .BYT $4F
1655
     8020
            46
                                               FINREE
                               .BYT $66
                                               #FOUR
1656
     8020
            66
                               .BYT $6D
     802E
                                               #FIVE
            60
1657
                               .BYT $7D
                                               #SIX
            70
1658
      8C2F
                               .BYT $07
                                               ASEVEN
AETGHT
            07
1659
      8030
                               .BYT $7F
      8031
            7F
1660
                               .BYT $67
                                                ANINE
1661
      8032
            67
                               ,BYE $77
                                               Ŷ٨
      8033
            77
1662
                               ,BYT $7C
     8034
            7C
                                               9 10
1663
                                               ŧС
            39
                               ,BYT $39
1664
     8035
                              .BYT $5E
                                                9 10
1665
      8C36
            5E
                              ,BYT $79
                                             şΕ
1666
      8037
            79
                               .BYT $71
                                               ŷF
            71
1667
      8038
                              .BYT $FÔ
                                               #CR
1468
      8039
            FQ
                                               )DASH
}>
                              .BYT #40
1669
      8C3A
            40
                              .BYT $70
.BYT $00
     8C3B
1670
            70
                               *BA1 #00
                                               SHIFT
1671
      8C30
            00
                               .BYT $6F
                                                9 G
1672
     8039
            6F
                              .BYT #50
                                                ∮R
≬M
      SC3E
            50
1673
                              .BYT $54
            54
1674
     803F
                                                91.2
                               .BYT $38
            38
     8040
1675
                               ւթүт $60
                                               :52
            ab
1676
     8041
                               .BYT $01
                                               *U0
1677
      8042
            01
                               BOR TYE.
                                               # U.1
1678
     8043
            08
                               .BYT $09
                                               #U2
1679
      8C44
            09
                                               ‡ U3
                               .BYI $30
1680
      8C45
            30
                               .BYT $36
                                               9 U4
      8C46
1681
            36
                               .BYT 45C
1682
      BC47
            5C
                                               9 U.5
                               EB# TYE.
1683
      8C48
            63
                                               ♦116
                               .BYT #03
                                               ;U7
      8049
            03
1684
                                                ; J
; V
                               .BYT $1E
1685
      8C4A
            1 E
                               .BYT $72
1686
      8C48
            72
                               .BYT $77
      8C4C
            77
                                                ŷΑ
1687
            70
                               ,BYT $7C
                                                $ B
1488
      8C4D
                               .BYT $39
                                                • C
      8C4F
            39
1689
                               .BYT $5€
                                               έĐ
1690
      8C4F
            SE.
                               .BYT $79
                                                9 E
1691
      8050
            79
                               .BYT $71
                                                ŷΓ
1692
      8051
            71
                               , BYT $60
                                                # S B
1693
      8052
            61
                               +BYT $76
                                                #4
1694
      8C53
            76
```

```
LINE # LOC
                COBE
                           LINE
1695
     9054
            46
                                , BYT $46
                                                 9 <
1696
     8055
                                *BAL #00
            00
                                                 ∌SHIFT
1697
      3056
            38
                                *BAL #38
                                                 FLP
     8052
1698
            5D
                                →BYT $6D
                                                 9 SP
1699
      8058
            1.0
                                .BYT $10
                                                 ę₩
                                .BYT #38
     8059
1700
                                                 9 L. 1
      805A
1701
            6D
                                .BYT $6D
                                                 981
     805B
                                .BYT $80
1702
            80
                                                 Ŷ.
                                .BY7 $00
     8050
                                                 #SPACE
1703
            00
                                .BYT #53
1704
      8050
            53
                                                 27
                                .BYT $73
1705
     805E
            73
                                                 #12
1705 805E 1706 805F
                                .BYT $49
            49
                                                 FRELL
1207
     8660
            5C
                                BYT $50
                                                 #SMALL C
                                *BYT $52
1708
     8061
            52
                                                 9/
1709
     8062
                                .BYT $63
            63
            97
                        DECFTS .BYT $97,$30,$1F,$10,$08,$00 ; TO DETERMINE BAUD ;
1710
     8063
      8064
1710
            310
1710
     8065
            T.F
            10
1710
     8066
1710
     8067
            08
1710
      8668
1211
      8069
            D5 4C
                         STDVAL .DBY $954C, $2410, $0601 JSTD VALS FOR BAUD RATES
1711
      8C6B 24 10
1/11
      9060 06 01
1712
      806F
                         # 110,300,600,1200,2400,4800 BAUD
     806F
                         TRATBL JMP INTCHR
                                                 →ALTERNAYÉ VOTRS FOR T10
1713
            4C 58 8A
1714 8072 40 A0 8A
                                JMP TOUT
1715
      8075 40 30 8B
                                JMP TSTAT
                         LENTRY ≔*
1716
      8078
                                                 FLINK TO AUDIO CASSETTE
1717
     8078
                         SENTRY =*+*20F
1718
     8078
                         ***
1719
     8028
                         **** DEFAULT TABLE
1720
     8028
                         2 * * *
      8078
1721
                                *=*8FA0
      8FA0
1722
                         DFTBLK=*
1723
      8FA0 00 00
                                .WORD $COOO
                                                 #BASIC
                                                        *** JUMP TABLE
1724
      8FA2
           A7 8B
                                .WORD TIY
           64 8B
                                -WORD NEWDEY
1725
      8FA4
1726
      8FA6
           00 00
                                .WORD $0000
                                                 PAGE ZERO
1727
      8FA8
            00 02
                                .WORD $0200
1728
      8FAA 00 03
                                .WORD $0300
1729
      8FAC
            00 C8
                                .WORD $C800
                                .WORD $DOOD
1730
      SFAE
            oo bo
1731
      SFBO
            00 00
                                .DBY $0000,$0000,$0000,$0000 FSCRO - SCR7
1731
     8F B 2
            00 00
1731
     8FB4
            00 00
1731
     8FB6
            00 00
      8FB8
1732
            00 00
                                .DBY $0000,$0000,$0000,$0000 #SCR8 ~ SCRF
1732
      8FBA
            00 00
1732
      8FBC
            00 00
1732
      8FBE
            00 00
1733
      8FC0
            00
                                .BYT $00,$00,$6D,$6E,$86,$3F ;DISP BUFFER (SY1.0)
1733
      8FC1
            00
1.733
      8FC2
            6D
1733
      8FC3
            6E.
```

LINE	# LOC	ŧ	CODE	LINE	
1733	8FC4	86			
1.733	8FC5	31 <del>-</del>			
1734	8FC6	00		.BYT \$00,\$00,	\$QQ FNOT USED
1734	8F07	00			
1734	8FC8	00			
1735	8FC9	00		*BAL #00	# PARNR
1736	8FCA	00 0		.DBYT \$0000,\$	0000,\$0000 FPARMS
1736	8FCC	00 (			
1736	SFCE	00 4	<b>00</b>		
1.737	8FD0	01		.BYT \$01	PADRIT
1738	8F I) 1	4C		.BYT \$4C	FSDBYT
1739	8FD2	QQ.		.BYT #OO	FERCNT
1740	8F.D3	80		*BA1 #80	FTECHO
1741	8FD4	BO		BYT \$BO	# TOUTFL
1742	8FD5	00		. BYT \$00	#KSHFL
1743	8FD6	00		.BYT \$00	9 TV
1744	8FD7	00		.BYT \$00	#ESTCOM
1745	8FD8	10		.BYT \$10	#MAXRC
1746	8FD9	4A (	818	.WORD RESET	‡USER REG1S
1747	8FDB	FF		.BYT \$FF .BYT \$00	FSTACK FFLAGS
1748	8FDC	00			9 ft (1.1910)
1749	8FDD	00		.BYT \$00 .BYT \$00	÷X
1750	8FDE	00		.BYT \$00	• • • • • • • • • • • • • • • • • • •
1751	8FDF	00			7 1
1752	8FE0	465		VECTORS JMP HKEY	FINVEC
1753 1754	8FE0		BE 89	JMF HDOUT	; OUTVEC
	8FE3		00 89	JMP KYSTAT	INSVEC
1755 1756	SFE6 SFE9	00	6A 89	.BYT \$00,\$00,	
1756	8FEA	00		,g1; \$00;\$00;	DOO FROI DOED
1756	8FEB	00			
1757	8FEC	4C 1	D1 91	IMP MI	JUNRECOGNIZED CHAR (ERR RIN)
1758	SFEF		06 89	JMP SCAND	#SCNVEC
1759	8FF2	7E (		.WORD RIN	IN PTR FOR EXEC FROM RAM
1760	8FF4	00 8		.WORD TROOFF	SUSER TRACE VECTOR
1761	8FF6	44		.WORD SVBRK	5 BRK
1762	8FF8	29 1		.WORD SVIRA	≯USER IRQ
1763	8FFA	9B		.WORD SVNMI	∌ NM.I
1764	8FFC	4A		.WORD RESET	\$RESET
1765	8FFE	OF 8		.WORD IRGBRK	; IRQ
1766	9000	'	===	.END	

ERRORS = 0000 <0000>

SYMBOL	VALUE	LINE DEFI	NED		CROSS	8-REFE	ERENCI	ES				
ACCESS	8888	1527	123	129	137	177	191	1507	1525	1540	1546	
ACCI	888E	1530	1539	,								
ADVCK	81CB	336	581	599								
AGAIN	8824	1475	1471									
AR	0.59A	59	152	186	616							
ASCII	8BEF	1590	1259									
ASCIM:	SBEE	1589	1313									
ASCNIB	8275	412	344	352	394							
BADDY	8488	666	660									
BAUD	8AFF	1459	1521									
DEEP	8972	1266	1193									
BEEPP3	8975	1267	1304									
BEEPP5	8977	1268	1286									
BE1	897C	1270	1277									
BE2	8995	1280		1275								
BE3	8997	1281	1282	2121-1 -1								
BL.K3	8739	991	976									
BL.P	875E	1007		1014								
BLF1	8790	1035	1042									
BMOVE	8787	1048		1035								
BRT	87CC	1058	1052	21 76 7 7 516								
BRTT	87C1	1053	985									
BZPARM	8395	559	261									
B1	87AF	1043	987	990	1005	1012	1015	1041				
B1PARM	84DA	699	264	770	1000	# /\ 1 ±	1010	.L 47 "T .L				
B2	8772	1016	1006									
B2PARM	8619	858	267									
B3PARM	8714	971	270									
CALC3	8827	1103	857	920	1085							
CHKSAD	92DD	463	676	887	955							
CLEAR	8088	1464	1465	007	700							
COMINE	81B6	342	569									
COMMA	833A	511	342	503	732		_					
COMPAR	82CA	455	444	446	/ 1cf stc	/						
CONFIG	89A5	1.288	1211	1230	1268							
CONI	89AB	1291	1297	J. 25, 33 V.	1.200							
CRCHK	8204	364		7.47								
CRLF			362	363	C) -m -y	4077	E: / A	E17777		4 45 25	77475-5	COASIA
GRL,F	8340	521	147	219	277	497	564	587	604	622	784	905
CRLFSZ	C) 72 0 2	407	926	1105	000							
	8316	497	706	フさま	882							
C1	992B	1105	****									
DBNEW	80F6	212	204	400	4 25 4							
DBOFF	8003	198	146	180	194							
DBON	80E4	205	196									
DDR1B	A002	91	****	A-1 41 411	45.4.4							
DDR3A	ACO3	89	202	209	211	212	214	854	1531	1533		
DEAF	8B15	1469	1476	0.00	40.40							
DECCMP	82BE	449	761	RAA	1040							
DECPTS	8063	1710	1469									
DELAY	835A	528	188									
DEPBYT	84E8	709	718									
DEFEC	850E	726	720									
DEPES	8553	759	722									
DEFN	8469	71.6	714	723	725							

SYMBOL.	VALUE	LINE	DEFIN	ŒD	(	CROSS	-REFE	RENCES					
DEP2	8467		677	620									
DEPI	940A		703	****									
DETBRK	801B		113	****									
DETIRO	8022		118	112									
DETBLK	SEAO		1722	1509									
DETXER	8859		1508	1512									
DIFFL.	86FD		958	****									
DIFFL2	8710		969	****									
DIFFZ	86FA		957	923									
DIFFI	870F		968	964	1495								
DISBUE	A640		27	1214	1323	1324							
DISPAT	8144		256	99									
Bi_YF	8AE6		1441	1416	1485								
DLYH	SAES		1442	1381	1395	1400	1408	1.441					
DLYO	8383		544	539									
DL,YX	8AF1		1448	£452									
BLYY	8AF3		1449	1450									
DL.Y1	8368		533	536									
DLY2	8371		537	543									
DL. 1	8350		529	****									
DMY1	8A81		1390	1387	2 414 416	, , , , , ,			. m .	,,,	P4 **9 #*	mme-	4 /\ 4 **
ERCNT	A652		43	624	632	649	653	667	671	673	979	993	1043
					1057								
ERMSG	81.71		275	100	A = 1947	A 4 19 00							
EXEAEC	A672		74		1135	1137							
EXE3	8851	}	1125	1104									
EXITOP	8209	1	461	458									
EXITG	88FF		1207	1203									
EXITGE	88CC		1183	1171									
EXITEP	843F		634	***									
EXTINI	8577		780	745									
EXITAB	8315		496	494	4 "7 4 "9	4.7975.75							
EXITOD	8A03		1330		1317	1320							
EXITEG	8301		579	598									
EXRGP1	8302		580 448	582 447									
EXWRAP EZPARM	82BD		698	695									
	84D7		857	842									
E1PARM E2PARM	8616 8711		970	919									
ESPARM	88AC		1164	1126									
FILL3	8714		975	****									
FOUND	8960		1255	1250									
FR	A650		58	164	612								
F1	8723		981	988	989								
F2	8737		990	****	, ,,,								
F3	872E		986	984									
GETCOM	80FF		219	98	223	246							
GETC1	8107		222	225	227	~ ' ~							
GETKEY	88AF		1168	1299									
GETSGS	89EA		1318	1314									
GK	88CF		1184		1172	1179							
GK1	8804		1186		1189								
GK2	88E.4		1194		1198								
GOOD	81F3		355	360	, · -•								
GOPAD	BACE		1429	1426									
G02	83F7		604	****									
GOZ	83F3		602	563									

SYMBOL	VALUE	LINE	DEFIN	(ED	ı	CROSS	-REFE	RENCES	3				
601	8579		782	729									
GOLENT	83FA		605	197									
HASHL	812F		240	234									
HASHUS	8133		242	230	232	241							
HDOUT	8900		1208	1754									
HIPN	814E		271	257	269								
HKEY	89BE		1299	1753									
IDISP	8053		1.45	127	136	184							
IJSCNV	8903		1209	537	1186								
INBYTE	8109		343	572	657	661	666	675	710				
INCCMP	8282		443	654	716	742	889	946		1011			
INCHR	BAIB		1348	222	245	252	343	351	359	382	626	1162	1362
INCF3	8293		429		1081								
INJINV	8A41		1365	1349	## ## J.								
INJISV	8392		554	548	550								
INJOUV	8A55		1372	1370									
INK INK1	8B27 8B2A		1477 1479	1480	1466								
INRT1	8A2D		1356		1354								
INRT2	8A3C		1363	1357	T (3.0).4								
INSTAT	8386		548	538	896	944							
INSTA	8388		550	551		, , ,							
INST2	8391		553	549									
INSVEC	A666		67	554									
INTCHR	8458		1373	1713									
INVEC	ዕծራሱ		65	1128	1133	1136	1138	1158	1160	1365	1549		
IRQBRK	BOOF		105	1765									
IROVEC	467E		82	***									
JTABLE	A620		9	822	824								
JUMP1	8584		808	フタブ									
JUM2	85E5		833	812									
KEYQ	8923		1223			1261							
KSCONF	89A3		1287	1223		1489	1515						
KSHFL	A655		48		1205	1257							
KYSTAT LDBYTE	8968		1261	1755	2.77.79		2 A "7						
LEAVE	84A1 8AD1		675 1430	629 1428	637	640	643						
LENTRY	8078		1716	693	838	1083							
LK1	8944		1237	1234	() () ()	* 000							
LK2	894A		1240	1238									
LK3	8956		1249	1252									
LOCM8	8569		772	758									
LOCP8	855B		764	754									
1.00K	8A5F		1376	1380									
LPGD	846D		654	648									
LPZ	8429		625	641	664	670	674						
LPZB	8417		618	603									
LP1	842C		626	628									
LRNKEY	892C		1227	1188									
LSTCOM	A657		50	235	244	248	258						
L1J	84CC		693	697									
LIZB	8406		690	684									
L11B	85D7		826	809									
L11C L11D	85DD		829	840									
L12B	85£9 8688		835 911	917 879	915								
L120	868C		913		7 1. 0								
1 3.46.10	០០៦៤		213	****									

SYMBOL	VALUE	LINE DEFIN	ED	C	ROSS-	REFER	ENCES		
L2ZB	840F	694	691						
L21B	85EF	837	827						
L23P	87EE	1076	1073						
MAXRC	A658	51	927	929					
MEMZ	84AE	680	678						
MEM 1	8510	728	704						
MEM2	862F	873	863						
MEM3	8801	1084	1077						
MEM3C	8808	1087	877	1093	1094				
MEM3D	8811	1091	1100						
MEMBE	881C	1097	1090						
MEM3EX	881A	1095	1092						
MEM3F	8826	1102	1098						
MONENT	8870	1522	97	1517					
MONITE	8000	97	****						
MORED	8454	643	656						
MORED2	8602	941	949						
M1	8101	339	337	1757					
M1.2	8159	262	260						
M13	8160	265	263						
M1.4	8167	268	266						
M15	8137	314	275						
M23	8239	387	384						
M22	824A	394	386						
M23	8251	397	400						
M24	8267	406	393	395					
M25	826F	409	407						
M26	8289	422	415	417					
M27	8280	425	419						
M28	828F	426	421						
M29	8292	428	413						
M32	8208	454	450						
M33	82EB	470	468						
M34 M35	8308	583 584	577 597	600					
M36	83CA 83EB	598	595	ρου					
M42	8566	770	768						
M43	8574	778	776						
NACCES	8890	1535	605	785	813				
NEASOC	8844	1366	485	487	591				
NBELL	8900	1305	1303						
NEWDEV	8864	1513	1725						
NEWLN	84E1	706	679	719					
NEWLOC	8517	731	682	744	748	763	771	779	1097
NH3	83BF	578	570	573					
NH41.	8501	720	711						
NH42	8537	745	736						
NIBALF	8313	495	492						
NIBASC	8309	490	1366						
NMIVEC	A67A	80	****						
NOBEEP	8991	1284	1196						
NOKEY	895E	1253	1236						
NOTER	8303	581	578						
NR10	8408	611	795	825					
NUREC	8443	636	631						
NXTLOC	9531	742	740	750	752				
NXTRG	83D2	588	***						

SYMBOL	VALUE	LINE DEFIN	ien	ı	CROSS-REFERENCES								
OBCMIN	8103	341	594	735									
OBCRLF	834A	520	187										
OCMCK	8325	503	895	904									
OPCCOM	8337	510	148	185									
ORAB	A000	90	****										
OR3A	ACO1	88	89	198	201	205	208	852	1528	1530	1536		
oupi	89DE	1312	1307										
0002	89E0	1313	1316										
0003	89F4	1323	1327	4 444.00	4 . 4								
OUT	BAD4	1431		1402		400 25 400	(T) (T) B	E (1) E	200 per 3				
OUTBYT	82FA	479	284	341	477	505	520	888	956				
OUTC OUTCHR	8AB4 8A47	1415 1367	$\frac{1423}{150}$	224	279	281	502	517	523	525	566	589	
COLCUM	OHMA	1307		1154		#1. K.7 . Ik	1.5 C/ 45		1,930,13	20,000	.3017	GOY	
OUTDSP	89C1	1300	1208	1, L =/^+	ik v. J. il. 174								
OUTONE	BADE	1436	1434										
OUTPO	82EE	473	510	568									
OUTOM	8320	501	715	241									
OUTSZ	8319	498	****	2 .4.1									
OUTVEC	A663	66	1372										
OUTXAH	82F4	475	500	908	952	1122							
OUT 1	81FE	351	358		. –								
0UT2	8201	363	353										
OUT4	81F5	357-	345										
PAD	9932	1484	1429										
PADA	A400	86	1215	1217	1224	1235	1294						
PADBIT	A650	41	1484										
FAD1	6835	1485	1487										
PARFIL.	822E	382	405										
PARM	8220	377	239										
PARNR	A649	30	259	379	369	390	408		4 415				
PBDA	A402	87	1216	1231		1274	1292	1.376	1382	1410	1432	1.437	
Providen	4 / P A	E-1 /	1461	1481	1490		20.14% 19	e 73.7	7.00				
PCHR PCLR	A65A A659	56 55	134	162 159	474 473	576 574	593	596	608				
PORT	AOOC	92	132 1503	1.507	4/3	J/4	610						
PHAKE	BABC	1418	1419										
PM1	822B	381	392										
POR	8B4D	1502	****										
FRM10	820A	368	375										
PRVLOC	8555	261	756										
PSHOVE	8208	367	237	238	381	834	835						
PTRIN	8872	1139	1131										
P1H	A64F	40	373	999	1111								
P1L	A64E	39	372	876	980				1097	1108			
P2H	A64D	38	371	433	804		1033						
P2L	A640	37	370	435	799			913	1031	1109			
P2SCR	8290	433	880	922	977		1086						
P3H	A64B	36	369	398	431	438	457	688	792	803	803	847	
F1. 194		144	962	1021		1119			A	101	7972 *	-200	
F3L	<b>A</b> 64A	35	368	397	401	402	429	440	460	686	794	798	
F479 /3 (2 P3	00.4.7	A INV DIS	802	810	829	843	758	1018	1032	1116	1141		
P3SCR	82A7	438	705	730	864	1030							
RAM RC	A620 A630	8 24	1510 636	655	932	935	948						
RDIG	A645	28		1310		100	7*10						
REGZ	8395	562	****	******	A. 4.7 AL. 7								
174-414.	1.743 / W	G/ 1-7 di-	աստասա										

SYMBOL.	VALUE	LINE	DEFIN	ED	(	CROSS-	-REFER	RENCES	5				
RESALL	8104		326	925	1279	1298	1330	1371	1430	1534			
RESET	8B4A		1500		1764								
RESTIV	9899		1157	1148									
RESXAF	31B8		313	411	1156	1163	1183	1364	1405				
RESXF	81BE		321	462	544	635							
RGBACK	8399		564	586									
RIN	<b>\$</b> 87E		1145	1759									
RSTYEC	A670		81	***									
SAVE	8487		1394	1389									
SAVER	8188		289	377	455	529	621		1145		1266	1284	1598
				1300			1373		1527	1035			
SAVINI	8064		152	125	131	139	179	193					
SCAND	8906		1210	1758									
SCHAEC	A66F		20	1209									
SCPBUF	A600		7		1336		4 4 4" 7"						
SCRA	A63A		20		11.54	1157	3.TOA						
SCRB	A63B		21	****									
SCRC	463C		22	****									
SCRD	A630		23	24	1100								
SCRE	A63E		25		1182								
SCRE	A63F		26		1247								
SCR0	A630		10 11	****									
SCR1	A631		12	****									
SCR2 SCR3	A632 A633		13	350	354	380	388	404	406				
SCR4	A634		1.4	571	575	000		, , ,	100				
SCR5	A635		15	***	0,0								
SCR6	A636		16	466	467	-504	507	663	951				
SCRZ	A637		17	469	508	659	907	950					
SCR8	A638		18	532	533	540							
SCR9	A639		1.9	531	534	542							
SC1	8900		1213	1222									
902	8910		1219	1220									
SDBYT	A651		42	1447	1468	1470	1473	1542					
SEEK	8802		1461	1463									
SEGSM1	8028		1651	1318									
SENTRY	8E87		1717	1071									
SET	gogs		1466	1.467							- 4		
SPACE	8342		515	236	282	514	567	709	724	884	906	1106	
SPCP3	8345		517	513									
SPC2	833F		514	592	947								
SPEXIT	86A8		925 918	945 912	74/								
SP2B SP2C	8698 86A3		923	954									
	8488		928	924									
SP2D SP2E	8688		931	928									
SP2F	86B6		932	930									
SR	A65B		57	175	606								
STOVAL	8069		1711	1472	14 4 14								
STD2	8619		862	****									
STOCOM	8120		235	251									
SVBRK	804A		137	1761									
SUBYTE	86F4		955	936	938	940	943						
SVIRG	8029		123	1762									
SVNMI	8098		177	1763									
SWITCH	8869		1515	***									
SWLF	8890		1516	1519									

SYMBOL	VALUE	LINE DEFIN	ΕD	ı	CROSS	-REFEI	RENCES	}
SWLP2	abbc	1548	1551					
SYM	8806	1562	1249					
SING	87DE	1068	1080					
S13B	87CD	1059	993					
813C	8703	1062	1075					
S23B	87E6	1072	1060					
TABLE	8806	1563	****					
TAPERR	848E	667	630	638	644	658	662	665
TECHO	A653	45	1152			1368		Tr MI TI
TEXT	8006	1331	1305				W 417 W 117	
TIN	8868	1381	1399					
TLP1	8683	1391	1392					
TOUT	8840	1.406	1714					
TOUTEL	A654	47	1377	1383	1436	1543	1545	
TRACON	aocn	196	189					
IRCOFF	8000	191	1760					
TROVEC	A674	75	195					
TRMTBL	806F	1713	1548					
TSTAT	8830	1489	1715					
TTY	8867	1540	1724					
TV	A656	49	181	528				
TVN2	SOAF	185	182					
VOMTXT	SAOB	1.335	1338					
UBRKV	A676	77	****					
UBRKVC	A676	7 <b>6</b>	77					
UIRQV	A678	79	***					
UIRQVC	A678	78	79					
URCVEC	A66C	69	271	698	1164			
USRENT	8035	1.28	****					
VADDR	8646	882	897					
VALS	8806	1557	1293	1561				
VALSE2	8308	1561	1291					
VECSW	8887	1546	1520					
VERZ	8485	683	681					
VER1	8593	793	689	783				
VERE	8630	878	907	874				
VOCK	8664	895	****					
V1.	8660	899	890	892	903			
V2	8649	884	894					
WARM	8003	98	101	151	190	1526		
WPR1B	85F7	841	838					
WRAP	8298	446	452					
XR	A65E	60	153	615				
YR	A65F	61	154	614				
ZERCK	832E	506	625	881	957			

```
LINE
LINE # LOC
              CODE
                         # AUDIO CASSETTE INTERFACE
0002
     0000
0003
     0000
                        9*****
                         ****** COPYRIGHT 1978 SYNERTEK SYSTEMS CORPORATION
     0000
0004
                         *****
     0000
0005
      0000
0006
                         ; VARIABLES
0007
      0000
      0000
8000
                                                 FREMEMBER PREV INPUT LEVEL IN LOAD
      0000
                        01.0
                               =: $≠° $7
0009
                                                 CHAR ASSY AND DISASSY
                        CHAR =$FC
     0000
0010
                                                - #BIT7=1 IS HS+ 0 IS KIM
                        MODE ≃$FD
      0000
                                   TD ##IT7=1 IS HS→ O IS NJM
... @IT6=1 IS HS REC WZWRONG ID BEING READ
0011
0012
     0000
                                 ... OR NOT YET IN SYNC (NO FRAME ERR)
0013
     0000
                                                FRUNNING BUFFER ADR
                        BUFADL =$FE
0014
     0000
                        BUFADH #$FF
0015
     0000
                        CHKL =$A636
CHKH =$A637
TEMP1 =$A638
TEMP2 =$A639
                                                ⇒SCR 6
     0000
0016
                                                #SCR 7
0017
     0000
                                                #SCR 8
0000 8100
                                                 #SCR 9
0019
     0000
                        ; PARAMETER AREA
0020 0000
                                *≕$A64A
0021
     0000
                                                #END ADDR 41 (LO)
                        P3L
                                *=*+1
     A64A
0022
                                                9 (NI)
                        P3H
                                ¥≕¥±±
0023 A64E
                               *=*+1
*=*+1
                                               - PSTART ADDR # (LU)
                        F2L
0024
     A64C
                                              # (HI)
                        P2H
0025 A64D
                                                ; 10
                               *=*+1
0026
    A64E
                        ₽1L.
                        ; CONSTANTS
0027
     A64F
0028 A64F
     A64F
                        EOT
                                $04
0029
                             = $16
0030 A64F
                        SYN
                                               *DELAY CONSTANT FOR OUTSTH
                                             CLOCK LO LATCH FOR 1500 BAUD CLOCK LO LATCH FOR KIM
     A64F
                         TM1500 =:71
0031
                        C1500 #$1F
     A64F
0032
                        CRIM #$AE
TPRIT #%1000
0033 A64F
                                                *BIT 3 IS ENABLE/DISABLE TO DECOM
0034 A64F
     A64F
0035
     A64F
0036
                         ∮EQUATES
0037
      A64F
                         ÷
                                                *MOVE P2 TO SEF*SEE IN PAGE ZERO
                         P2SCR = $829C
ZERCK = $832E
0038 A64F
                                                *ZERO OUT CHECK SUM
0039 A64F
                         CONFIG ≈$89A5
0040 A64F
QQ41 A64F
                               # Fº11.
                         \mathbf{r}\mathbf{p}
_0042 A64F
                         SAH ≈ P2H
0043 A64F
                              = P2L
Q044 A64F
                         SAL
                              ≕ F3H
0045 A64F
                         EAH
                               # F3L
0046 A64F
                         EAL
0047 A64F
                                                FERROR MSG # FOR FRAMING ERROR
                         FRAME ##FF
                        HRAME ##FF
CHECK ##CC
LSTCHR ##2F
NONHEX ##FF
0048 A64F
                                                #ERROR # FOR CHECKSUM ERROR
0049
      A64F
                                                JEAST CHAR NOT '/'
0050 A64F
                                                 FNON HEX CHAR IN KIM REC
0051 A64F
0052 A64F
                        ; I/O - TAPE ON/OFF IS CB2 ON VIA 1 (A000)
0053 A64F
                                 TAPE IN IS PB6 ON VIA 1 (A000)
                        ÷
0054 A64F
                                 TAPE OUT IS CODE 7 TO DISPLAY DECODER, THRU 6532,
                        ÷
0055
      A64E
                                        PBO-PB3 (A400)
0056 A64F
```

```
LINE # LOC
               CODE
                          LINE
0057
      664F
0058
      A641
                         VIAACR =$AOOB
0059
      A64F
                        VIAPER ##A00C
                                               #CONTROL CB2 TAPE ON/OFF, POR
0060
      A64F
                        TROUT =#A402
0061
      A64F
                        TAPOUT =TPOUT
0062
      664F
                       DDROUT #$A403
0063
      A64F
                        TAPIN =$A000
                       DURTH #$A002
0064
      A64F
                       CLOKHI ≃$A005
0065
      A64F
                       CLOKLO =$A004
LATCHL =$A004
0066
      A64F
0067
      A64F
0068 A64F
                       DDRDIG =$A401
0069
      A64F
                       0.1G
                               =#A400
0070
      A64F
                        $ LOADT ENTER W/ ADDR IN PARM 2, MODE IN ACC
9071
      A64F
0072
     A64F
                                **$8C78
           20 B6 8D
0023 8028
                        LOADT
                                JSR START
                                                #INITIALIZE
0074
           AD 02 A0
     807B
                                LDA DDRIN
0075 8C7E
           29 BF
                                AND #$BF
                                                FBIT 6 = 0, INPUT IS PB6
0076
    8080
           90 02 A0
                                STA DORIN
0077
     8083
            A9 00
                               LDA #0
0078 8085
            SD OB AO
                               STA VIAACR
0079
      8088
            A9 AE
                               LDA #CKIM
                                                # SET UP CLOCK FOR GETTR (KIM)
0080
                                BIT MODE
     BC8A
            24 FD
0081
      8080
            10 02
                                BPL LOADTI
                                                JKIM - GO AMEAD
0082
      809E
            A9 1F
                                LDA #C1500
                                                #HS ~ CHANGE GETTR VALUE
0083
      8090
            8D 04 A0
                        LOADTI STA LATCHL
                                                ISTORE GETTR VAL IN LO LATCH
0084
      8093
            20 82 80
                        LOADT2 JSR SYNC
                                                FORT IN SYNC
0085
      8096
            20 DE 8D
                        LOADT4 JSR RECHTX
0086
      8099
           C9 2A
                                CMP #1x
                                                FSTART OF DATA?
0087
      8C9B
           F0 06
                                BEQ LOAD11
0088
     809D
           C9 16
                                CMP #SYN
                                                #NO - SYN?
Q089
     809F
            DO F2
                                BNE LOADT2
                                                FIF NOT, RESTART SYNC SEARCH
0090
     80A1
           FO F3
                                BEG LOADT4
                                                FIF YES, KEEP LOOKING FOR *
0091
     8CA3
0092
     8CA3
           AS ED
                        LOAD11 LDA MODE
0093
    8CA5
            29 BF
                               AND #SBF
                                                FOLEAR 'NOT IN SYNC' BIT
0094
            85 FD
     BCAZ
                                STA MODE
0095
     8CA9
            20 28 8E
                               JSR RDBYTX
                                                FREAD ID BYTE ON TAPE
                               CMP ID
0096
      SCAC
            CD 4E A6
                                                FCOMPARE WITH REQUESTED ID
0097
      8CAF
            FO 35
                               BEG LOADTS
                                                FLOAD IF EQUAL
0098
      SCBT
           AD 4E A6
                               LDA ID
                                                FCOMPARE WITH O
0099
      8CB4
            69 00
                               CMP #0
0100
     8086
           FO 2E
                               BEQ LOADIS
                                                FIF OF LOAD ANYWAY
0101
     8038
           C9 FF
                               CMP #$FF
                                                FCOMPARE WITH FF
0102
     8CBA
           FO 02
                               BEQ LOADTO
                                                FIF FF, USE REQUEST SA TO LOAD
0103
     8CBC
0104
     SCBC
           24 FD
                               BIT MODE
                                                JUNWANTED RECORD. KIM OR HS?
0105
     SCRE
            30 22
                               BMI HWRDNG
           4C 93 8C
0106
     8000
                                JMP LOADT2
                                                FIF KIM, RESTART SEARCH
0107
     8003
    8003
8040
                        ; SA (&EA IF USED) COME FROM REQUEST. DISCARD TAPE VALUE
0109
     8003
                            (BUFAD ALREADY SET TO SA BY 'START')
0110
     8003
0111
      8CC3
            20 28 8E
                        LOADT6 JSR RDBYTX
                                                FORT SAL FROM TAPE
```

```
LINE # LOC
            CODE
                        LINE
                               JSR CHKT
                                              - FINCLUDE IN CHECKSUM BUT IGNORE
      8006
           20 78 8E
0112
      8009
0113
                                               FORT SAH FROM TAPE
                               JER RUBYTX
0114
      8009
           20 28 8E
                                               #INCLUDE IN CHECKSUM
           20 78 8E
                               JSR CHKT
0115
      8000
      SCCF
0116
                                              #HS OR KIM?
                              BUT MODE
0117
      8CCF
           24 FD
                                              FIF KIM, START READING DATA
           10 63
                             BPL LUADITZ
0118
      80D1
                             JSR RDRYTH
JSR CHNT
                                              PHS. GET EAH, CAL FROM ...
0119
      8003
            20 E2 8p
                                              ; ... TAPE: INCLUDE IN CHECKSUM
0120
      8006
            20 78 8E
                             JSR ROBYTH
                                              * ... BUT IGNORE
            20 E2 8D
0121
      8009
                              JSR CHKT
0122
      8000
            20 78 SE
                                            START READING HS DATA
                               JMP LITTH
            4C 0C 8D
0123
      8CDF
0124
      8CE2
                        $ SA (& EA IF USED) COME FROM TAME. SA REPLACES BUYAD
0125
      8002
      8CE2
0126
                                               PREAD THRU TO GET TO NEXT REC
           A9 00
                        HURONG LDA ##CO
0127
      SCE2
                                               FRUIT DON'T CHECK CKSUM, NO FRAME !
                              STA MODE
0128
      8CE4
           85 FD
0129
      8CE6
                                              -)GET SAL FROM TAPE
                        LOADIS USR ROBYIX
0130
      SCE6
           20 28 8E
                               JSR CHRT
           20 78 8E
0131
      80E9
                                             PUT IN BUF START L
                               STA BUFADL
JSR RDBYTX
0132
      8CEC
           95 FE
                                              )SAME FOR SAH
      8CEE
            20 28 8E
0133
                               JSR CHKT
            20 78 8€
      8CF1
0134
                               STA BUFADH
      80F4 85 FF
0135
                        (SAL - H STILL HAVE REQUEST VALUE)
0136
      8CF6.
                               BIT MODE THE OR KIM?
0137
      8CF6 24 FB
                                              FIF KIM, START READING RECORD
                              BPL LOADT?
           10 30
0138
     8CF8
                                              FIRS. DET & SAVE EALFEAH
                              JSR RDBYTH
      8CFA
           20 E2 8D
0139
           20 78 8E
                               JSR CHKT
0140
      SCFD
                              STA EAL
      8000
           3D 4A A6
0141
                              JSR RDBYTH
0142
      8003
           20 E2 8B
                              JSR CHKT
           20 78 BE
0143
      8008
                              STA EAH
0144
      8009
           8D 48 A6
0145
      SDOC
                        ; READ HS DATA
0146
      SDOC
0147
      SDOC
                                              FORT NEXT BYTE
                               JSR RDBYTH
                        L T 7H
0148
      SDOC
           -20 E2 8D
                                               CHECK FOR END OF DATA ± 1
                               LDX BUFADL
            A6 FE
0149
      SDOF
           EC 4A A6
                               CPX EAL
0150
      8011
                               BNE LT7NA
           po 07
0151
      8014
      8016
           A6 FF
                               LOX BUFADE
0152
           EC 4B 66
                               CPX EAH
0153
      8018
      801B
           FO 13
                               BER LTZHB
0154
                                              FINOT END. UPDATE CHECKSUM
           20 78 8E
                               JSR CHKT
      8010
                        L.T.ZHA
0155
                                               #WRONG RECORD?
                               BIT MODE
0156
      8020
           24 FD
                               BVS LT7HC
                                               FIF SO, DON'T STORE BYTE
      8022
           70 04
0157
                                               #STURE BYTE
                               LDY #0
0158
      8024
           A0 00
0159
      8026
            91 FE
                               STA (BUFADL)yY
                                               FBUMP BUFFER ADDR
                               INC BUFADL
            E6 FE
                        1...TZHC
0160
      8028
                               RNE LTZH
0161
      8D2A
            DO EO
                               INC BUFARH
                                               - CARRY
0162
      8D2C
            E6 FF
                               BNE LTZH
                                               ∌ALWAYS
           DO DO
0163
      8D2E
0164
      8030
                                              FEAF MUST BE "/"
                        LTZHB CMP #1/
            C9 2F
0165
      8030
                                              JLAST CHAR NOT 1/1
                               BNE LCERR
           DO 31
0166
      8032
```

```
LINE # LOC
                CODE
                          LINE
0167
      SD34
            FO 19
                                 BER LOADIS
                                                   # (ALWAYS BRANCH)
0148
      8036
0169
      8036
                          F READ KIM DATA
0170
      8036
0171
      8036
            20 20 8E
                         LOADTZ JSR RDBYT
0172
                                                   FNONHEX CHART
      8039
            BO 2E
                                 BOS MHERR
0173
      8D3B (22 2F
                                 CMP #17
                                                  ∮LAST ?
0174
      8130
            FO 10
                                 BEG LOADT8
0175
      303F
            20 78 8E
                                 JSR CHKT
                                                  FUPDATE CHECKSUM (PACKED BYTE)
0126
      8042
            AO 00
                                 LDY #0
                                                  FSTORE BYTE
0172
      8D44
            91 FE
                                 STA (BUFADL),Y
0178
      8046
            E6 FE
                                 INC BUFADL
                                                  FRUMP BUFFER ADR
0179
      8D48
            DO EC
                                 RNE LOADIZ
                                                  #CARRY?
0180
      SU4A
            Ed Ff
                                 INC BUFADH
0181
      SB4C
            40 35 SD
                                 JMP LOADIZ
      3D4F
0182
      804F
0183
                          * TEST CHECKSUM & FINISH
0194
      304F
0.185
      STAF
                         L0ADT8 =*
0183
      8046
            20 28 8E
                         L.T8A
                                 JSR RUBYTX
                                                 FICHEON SUM
0187
      81152
            CD 35 A6
                                 CMP CHKE
0188
     8055
            DQ 16
                                 BNE CKERR
0189
      8057
            20 28 SE
                                 JOR ROBYTX
0190
     8056
            CD 37 A6
                                 CMP CHKM
      8050
0.191
            DO 0F
                                 BNE CKERR
                                                  #CHECK SUM ERROR
0192
      805F
            FO 11
                                 BEOL OKEXIT
                                                  P(ALWAYS)
0193
      8061
0124
      9061
            A9 FF
                         FRERR
                                 LDA #FRAME
                                                  FERAMING ERROR
01.95
      8063
            DO OA
                                 DNE NGEXIT
                                                  (ALWAYS)
0196
      8065
            百字 急打
                         LCERR
                                 LDA #LSTCHR
                                                  FLAST CHAR IS NOT 1/1
      8067
0197
            BO 06
                                 BNE NGEXIT
                                                  (ALWAYS)
0198
      8069
0199
      8069
            A9 FF
                         NHERR
                                 LDA #NONHEX
                                                  FKIM ONLY, NON HEX CHAR READ
9200
      803B
                                 BNE NGEXIT
            00 02
                                                  (ALWAYS)
0201
      8960
0202
      8060
            A9 CC
                         CKERR LDA #CHECK
                                                  #CHECKSUM ERROR
0203
      8D6F
                         ÷
0204
      803F
            38
                         NGEXIT SEC
                                                  FERROR INDICATOR TO MONITOR IS CAL
0205
      8070
           BO 01
                                 BCS EXIT
                                                  (ALWAYS)
0206
      8072
0207
      8072
                         OKEXIT CLC
            1.8
                                                  INO ERROR
0208
      8073
0209
      8073
            24 FD
                         EXXI
                                 BIT MODE
0210
      8075
            50 05
                                 BVC EXIO
                                                  FREADING WRONG REC?
0211
      8027
            A0 80
                                 LDY #$80
0212
      8079
            40 78 80
                                 JMP LOADT
                                                  FRESTART SEARCH
0213
      8070
                         EX10
                                 LDX #$CC
            A2 CC
0214
            SE OC AO
                                 STX VIAPOR
                                                  #STOP TAPE
      8D7E
0215
      8081
                                 RTS
            60
0216
      8082
            A9 60
                         SYNC
                                 LDA #$6D
0217
      8084
            80 00 A4
                                 STA DIG
                                                  FTURN ON OUT OF SYNC INDICATOR
            A5 FD
0218
      8087
                                 LDA MODE
                                                  FTURN ON OUT OF SYNC MODE
0219
      8089
            09 40
                                 ORA #$40
                                                  #BIT6
0220
      8088
            85 FD
                                 STA MODE
0221
      asas
                                                  ; SYNC TO TAPE
            20 A8 8D
                         SYNC5
                                 JSR SYNBIT
```

```
LINE
LINE # LOC CODE
                                 ROR CHAR
0222
      8070
            66 FC
0223
      8092
            A5 FC
                                 LDA CHAR
0224
      8094
            09 16
                                 CMP #SYN
                                 BNE SYNC5
            DO F5
0225
      8196
                                                  FNOW MAKE SURE CAN GET 10 SYNS
0226
      8098
            A2 0A
                         SYNC10 LDX #10
                                 JSR RUCHTX
0227
      SEPA
            20 DE 8D
0228
      8090
            C9 16
                                 CMP #SYN
                                 BNE SYNCS
0229
      8D9F
            DO EC
                                 DEX
0230
      8DA1
            CA
                                 BNE SYNCIO+2
0231
      8DA2
            DO F6
                                                  FIURN OFF DISPLAY
                                 STX DIG
0232
      8DA4
            8E 00 A4
0233
      SDAZ
            60
                                 RTS.
                         SSYNBIT - GET BIT IN SYN SEARCH, IF HS, ENTER WITH
0234
      8A48
                         ; TIMER STARTED BY FREU BIT, BIT RETURNED IN CARRY.
      8DA8
0235
0236
      8048
                         SYNBIT BIT MODE
                                                  FRIM OR HS?
      8P48
0237
            24 FD
                                                  FRIM
0238
      8DAA
            10 63
                                 BPL RDBITK
0239
      8DAC
            20 C9 8D
                         SYBIO
                                 JSR GETTR
                                                  # HS
                                                  FIF SHORT, GET NEXT TRANS
                                 BCS SYBONE
0240
      8DAF
            BO Of
                                                  FBIT IS ZERO
0241
            60
      SDEA
                                 RTS
            20 C9 8D
                         SYBONE USR GETTR
0242
      8DB2
      8DB5
                                 RTS
0243
            60
0244
      SDB6
                                STY MODE
                                                  #MODE PARM PASSED IN ACC
0245
      8086
            84 FD
                         START
                                 LDA #9
0246
      SDB8
            A9 09
                                                 PARTIAL I/O CONFIGURATION
                                 JSR CONFIG
0247
      8DBA
            20 A5 89
                                JSR ZERCK
                                                  FIZERO THE CHECK SUM
0248
      SERD
            20 2E 83
                                 JSR F2SCR
                                                  #MOVE SA TO FEFFF IN PAGE ZERO
0249
      SDCO
            20 90 82
0250
      8003
            AP EC
                                 LDA #4EC
                                 STA VIAPOR
                                                 FIAPE ON
0251
      8005
            8D QC A0
                                 RTS
0252
      8008
            60
      8009
0253
0254
      8009
                         # GETTR - GET TRANSITION TIME FROM 16 BIT CLOCK
0255
      8DC9
                         ; DESTROYS A,Y
                         . LO LATCH OF CLOCK MUST BE PRELOADED ACCORDING TO MODE
0256
      8009
                         ; SO THAT LSB OF HI BYTE OF CTR =BIT (HS)
0257
      8009
                                 OR LSB OF HI BYTE IS 1/0 HE/LE (KIM)
0258
      8009
                         ; LSB OF HI CLOCK BYTE RETURNED IN CARRY
0259
      8DC9
0260
      BDC9
                         GETTR
                                LDY ##FF
0261
      8009
            AO FF
                                 LDA TAPIN
0262
      SDCB
            AD 00 A0
                                 AND #$40
0263
      8DCE:
            29 40
                                 CMP OLD
0264
      SDDO.
            C5 F9
0265
      8002
            FO F7
                                 BEQ GETTR+2
      8DD4
            85 F9
                                 STA OLD
0266
      8DD6
                                LDA CLOKHI
0267
            AD 05 A0
                                                  PRESTART CLOCK
                                STY CLOKHI
8820
      8009
            8C 05 A0
                                                  #GET LSB INTO CARRY
0269
      SDDC.
            40
                                 LSR A
0270
      adds.
            60
                                 RTS
0271
      8DDE
                         RDCHTX BIT MODE
0272
      SDDE
            24 FD
0273
      8DE0
            10 7F
                                 BPL RDCHT
                                                  #KIM
0274
      SDE2
                         * RDBYTH - READ HS BYTE
0275
      8DE2
                         * Y DESTROYED, BYTE RETURNED IN CHAR AND A
0276
      8DE2
```

```
LINE # LOC CODE
                                  LINE
 0227 SDE2
                                ITME FROM ONE CALL TO NEXT MUST BE LESS THAN
 0278 SDE2
                                        START BIT TIME (TIMER STILL RUNNING)
 0279 BDE2
 0280 8DE2
                BE 38 A6 ROBYTH STX TEMP1
                                                                ISAVE X
0287 8bF2 90 05
                                          BCC RDASSY

        0287
        88FE
        90
        05
        BUT MARBO

        0288
        88F4
        20
        C9
        80
        JSR
        GETTR

        0289
        80F7
        90
        0B
        BCC
        RDBH9C

        0290
        80F9
        66
        FC
        RDASSY
        ROR
        CHAR

        0291
        80FB
        CA
        DEX

        0292
        80FC
        DO
        F1
        BNE
        RDBH10

        0293
        80FF
        A5
        FC
        LDA
        CHAR

        0294
        8E06
        AE
        38
        A6
        LDX
        TEMP1

        0205
        0707
        AC
        RTS
        RTS
        RTS

                                           JSR GETTR
                                                                FBIT IS ONE, WAIT HALF CYC
                                          BCC RDBH90
                                                                 FIF PHASE WRONG, FRAMING ERR
                                          BNE RDBHIO
                                          LDA CHAR FEET IN ACC
LDX TEMP1 FRESTORE X
0295 8E03 60
                                          RTS
0296 BE04 24 FD RDBH90 BIT MODE ;NO ERR IF NOT IN SYNC 0297 BE06 70 F8 BVS RDBH90-4 ;OR READING WRONG REC
0298 8E08 68
0299 8E09 68
0300 8E0A A9 FF
                                          PLA
                                                                FIX STACK
                                          PLA
                                          LDA #FRAME #GET ERROR INDICATOR IN ACC
0301 8E0C 4C 6F 8D
                                          JMP NGEXIT
0302 8E0F
0303 SEOF
                                 # ROBITK - READ KIM BIT - X,Y,A DESTROYED, BIT RETURNED
0304 8EOF
                                 # (INVERTED)
0305 SEOF
0304 8E0F A2 02
0307 8E11 20 C9 8D
0308 8E14 20 C9 8D
                                 RDBITK LDX #2
                                         JSR GETTR
                                                               FRESYNC
                                 WATTLO JSR GETTR
0309 8E17 90 FB
                                                             ∌₩AIT FOR HF
                                          BCC WAITLO
0310 8E19 CA
                                          DEX
Q311 9E1A DO F8
                                          BNE WAITLO #GET 2 HALF CYCS TO BE SURE
0312 8E1C
0313 8E1C ES
                              MECNT INX
                                                                FCOUNT HE CYCS WITH X
0314 BEID 20 C9 8D
                                          JSR GETTR
0315 8E20 B0 FA
                                          BCS HECNT
0316 SE22 E0 1B
                                          CPX #27
                                                                #ONE=18 CYCS, ZERO =34 CYCS
0317 BE24 BO 37
                                          BCS RORTN-1
                                                                JINVERT CARRY
0318 8E26 90 37
                                          BCC PACKTS
0319 8E28
0320 8E28 24 FD
                                 RDBYTX BIT MODE
0321 8E2A 30 B6
                                          BMI RDBYTH #HS
0322 8E2C
                                 FREAD KIM BYTE, RETURN IN CHAR AND A
0323 8E2C
0324 8E2C 20 61 8E
                                RDBYT JSR RDCHT
                                         CMF #1/ FREAD ONE CHAR IF LAST
BEG RDRTN-1 FCLEAR CARRY AND RETURN
0325 8E2F C9 2F
0326 BE31 F0 2A
0327 8E33 20 3E 8E
                                        JSR PACKT
0328 SE36 BO 26
                                        BCS RDRIN
                                                               FNON HEX CHAR?
0329 8E38 AA
                                      TAX
JSR RDCHT
                                                                #SAVE MSD
                20 61 8E
0330 8E39
0331 8E3C 86 FC
                                          STX CHAR
                                                              *MOVE MSD TO CHAR
```

```
LINE # LOC
               CODE
                        L.I.NE.
                        * AND FALL INTO PACKT AGAIN
0332 8E3E
0333
     8E3E
0334
     8E3E
                        #PACKT - ASCII HEX TO 4 BITS
                        FINEUT IN A, OUTPUT IN CHAR AND A, CARRY SET = MON HEX
     8E3E
0335
0336
     8E3E
                               CMP #$30
                                               94.T *0 * ?
     8E3E C9 30
                        PACKT
0337
0338 SE40 90 ID
                               BCC PACKT3
                                               #GT "F" T
0339 8E42 C9 47
                               OMP ##47
0340 SE44
           BO 19
                               BCS PACKT3
                                               FA-F7
           C9 40
                               CMP ##40
0341
     8E46
                                               $40 NOT VALID
           FO 15
                               BEO PACKIS
0342
     8£48
                               BCC PACKT1
           90 03
0343
     BE4A
                               CLC
     8E4C
0344
            18
                               ADC #9
     8E40
           69 09
0345
                                              *GET LSD INTO LEFT NIBBLE
                        PACKTI ROL A
0346
     SE 4F
            2A
                               ROL A
0347
     SE50
            2A
                               ROL A
Q348 8E51
            2A
0349
     8E52
            2A
                               ROL A
                               LDY #4
0350 8E53
            AQ 04
     8£55
                       PACKT2 ROL A
                                              - PROTATE 1 BIT AT A TIME INTO CHAR
0351
            2A
                               ROL CHAR
0352
     8E53
            26 FC
0353
     8558
            88
                               DEY
                               BNE PACKTO
    8E59
            DO FA
0354
                                                FORT INTO ACCUM ALSO
                               LDA CHAR
    8E5B
0355
            AS FC
0356
     8E.5D
           18
                               CLC
                                               # OK
0357
     8626
            60
                        RDRTN
                               RTS
                                               ∮NOT HEX
                        PACKT3 SEC
0358 8ESF
            38
                               RTS
0359
     8E60
            60
0350
     8E61
                        # RBCHT - READ KIM CHAR
0361
     8E61
                        # PRESERVES X, RETURNS CHAR IN CHAR (W/PARITY)
0362
     8E61
                        # AND A (WZO PARITY)
0363
     8E61
0364
     8E 61
                               STX TEMP1
                        ROCHT
                                               #SAVE X
0365 BE61 BE 38 A6
                                               JUSE A TO COUNT BITS (BY SHIFTING
0366 8E64 A9 FF
                               LDA 排作用
                        KBITS
                               PHA
                                               *SAVE COUNTER
0367 BE66
            48
0368 8867
            20 OF 8E
                               JSR ROBITK
           - 66 FC
                               ROR CHAR
0369
     SESA
                               PLA
0370 8E6C
            68
                               ASL A
0371
     85.60
           ÖÀ
           DO F6
                               BNE KBITS
                                               *DO 8 BITS
     8E6E
0372
           AS FC
                               LDA CHAR
0373
     8E70
                               ROL A
0374
     8E72
            24
0375
     8E.73
                               LSR A
                                               JURUP PARITY
            4Λ
            AE 38 A6
                               LDX TEMP1
                                                PRESTORE X
0376
     8E74
     8E77
                               RTS
0377
            60
0378
     8E78
                        # CHRT - UPDATE CHECK SUM FROM BYTE IN A
0379
     8E78
0380
     8E78
                        # DESTROYS Y
0381
     8E.78
     8E78
                               TAY
                                              ISAVE ACCUM
0382
           A8
                        CHKT
     8E79
                               CLC
0383
           1.8
                               ADC CHKL
0384
     8E7A
            6D 36 A6
     8E7D
            8D 36 A6
                               STA CHKL
0385
                               BCC CHKT10
0386
      8E80
            90 03
```

```
LINE # LOC
           CODE
                      LINE
                              INC CHKH
                                              FBUMP HI BYTE
           EE 37 A6
0387 8£82
0388
     8685
           98
                       CHKT10 TYA
                                             FRESTORE A
0389
     8E86
           60
                              RTS
                                             FINIT VIA & CKSUM, SA TO BUFAD & {
0390
     8E87
           20 B6 8D
                       DUMPT JSR START
                                            FOODE FOR TAPE OUT
0391
     8E8A A9 07
                              LDA #7
                                            FOR HIZLD
                              STA TAPOUT
0392 BE8C 8D 02 A4
                              LBY #$80
0393 SESF A0 80
0394 8091
           24 FD
                              BIT MODE
0395 8E93
           10 13
                              BEL DUMPTI
                                             - FKIM -- BO 128 SYNS
0396 8E95
0397 8E95
0398 8E98
                      #HS - WRITE 8 SEC STEADY MARK
                              INC TAPOUT
                                        #DISABLE OUTPUT
           EE 02 A4
                              LDX #$8
                                             #8 TIMES ...
           A2 08
0399 8E9A A0 15
                       MARK8A LDY #21
                                             #... 1SEC
0400 8E9C 20 5D 8F
                       MARKS® JSR OUTCHT
                                            FRENIGN PAUSE
0401 8E9F
                              DEY
           88
0402 BEAO
           DO FA
                              BNE MARKER
0403 SEA2
0404 SEA3
           CA
                              DEX
           DO F5
                              BNE MARKBA
0405 8EA5
                              DEC TAPOUT
                                             *RESTORE OUTPUT
           CE 02 A4
0406 BEAS
                       # AND DO 256 SYNS
0407 8EA8
           A9 16
                       DUMPT1 LDA #SYN
           20 13 8F
                              JSR OUTCTX
                                         ;WRITE SYN
0408 8EAA
                              DEY
0409 8EAU
           88
                              BNE DUMPTI
0410 SEAE
           DO FS
0411 SEBO
0412 SEBO A9 2A
                              LÜA #′*
                                             JURITE START
0413 8EB2
           20 13 8F
                              JSR OUTCIX
0414 SEB5
0415 SEB5
           AD 4E A6
                              LDA ID
                                             AWRITE ID
0416 8EB8
           20 46 8F
                              JSR OUTBIX
0417 SEBB
0418 SERB AD 40 A6
                              LOA SAL
                                             #WRITE SA
0419 8EBE 20 43 8F
                              JSR OUTBOX
0420 BEC1
           AD 40 A6
                              LDA SAH
0421
     9EC4
           20 43 BF
                              JSR SUTBCX
0422 8EC7
0423 8607
0424 8EC7
0425 8EC9
                              BIT MODE
                                             FRIM OR HS?
           24 FD
           10 OC
                              BPL DUMPT2
0426 SECB
0427 SECB AD 4A A6
                              LDA EAL
                                             THS. WRITE EA
0428 BECE
          20 43 8F
                              JSR OUTECX
0429 BED1
           AD 48 A6
                              LDA EAH
0430 8ED4
           20 43 8F
                              JSR OUTBOX
    8ED7
0431
                       DUMPT2 LDA BUFADL
                                         #CHECK FOR LAST BYTE
0432 SED7
           AS FE
0433 BED9
           CD 4A A6
                              CMP EAL
                              BNE DUMPT4
0434 SEDC
           DO 25
0435 SEDE
           AS FF
                              LDA BUFADH
0436 BEE0
           CD 4B A6
                              CMP EAH
                              BNE DUMPT4
0437
    8EE3 DO 1E
0438 8EE5
0439 BEE5
           A9 2F
                              LDA #1/
                                             GLAST. WRITE "/"
                              JSR CUTCTX
0440 BEE7
           20 13 8F
                                            FURITE CHECK SUM
                              LDA CHKL
           AD 36 A6
0441
     8EEA
```

```
LINE # LOC
            CODE
                      LINE
0442
     SEED
            20 46 SF
                               JSR OUTBIX
                               LUA CHKH
0443
     8EF0
            AD 37 A6
                               JSR OUTBIX
0444
     8EF3
            20 46 8F
0445
     SEF 6
0446
                                              - SWRITE TWO EGT'S
     8EF6
           A9 04
                               LUA #EOT
Q447
    8EF#
            20 46 8F
                               JSR OUTBIX
0448 8EFB
            A9 04
                               LDA #EOT
0449 8EFD
            20 46 BF
                               JSR OUTBIX
0450 8F00
0451 8F00
                        DIBE
                              ⇒ * (SET *OK* MARK)
                               JMP OKEXIT
0452 SF00
           40 72 80
0453 8F03
0454 8F03
           A0 00
                        DUMPTA LDY #0
                                               JOET BYTE
0455 8F05
           B1 FE
                               LDA (BUFADL),Y
0456 8F07
           20 43 8F
                               JSR OUTBOX
                                               FURTIE IT WICHE SUM
           E6 FE
                               INC BUFADL
                                               FRUMP BUFFER ADDR
0457
     8F0A
0458 BFOC
           DO C9
                               BNE DUMPT2
0459 SF0E
                               INC BUFADH
                                               ∌CARRY
           E6 FF
0460 8F10
           4C D7 8E
                               JMP DUMPT2
0461 8F13 24 FD
                        OUTCTX BIT MODE
                                               JHS OR KIMT
0462 8F15 10 46
                               BPL OUTCHT
                                               ∌KIM:
0463 8F17
0464 8F17
                          OUTBTH - NO CLOCK
0465 8F17
                        ; A,X DESTROYED
0466 8F17
                        # MUST RESIDE ON ONE PAGE - TIMING CRITICAL
0467 BF17
           A2 09
                        OUTBIH LDX #9
                                              - 38 BITS + START BIT
0468 BF19 BC 39 A6
                               STY TEMP2
0469 BF1C
           85 FC
                               STA CHAR
            AD 02 A4
                                              FAGET PREVILEVEL
0470 8F1E
                               LDA TAPOUT
    8F21
                        GETRIT LSR CHAR
0471
           46 FC
0472 8F23
            49 08
                               EOR #TPBIT
0473 8F25
            8D 02 A4
                               STA TAPOUT
                                               SINVERT LEVEL
                        * *** HERE STARTS FIRST 416 USEC PERIOD
0474 8F28
Q475 BF28
           AO 47
                               LDY #TM1500
                               DEY
                                               FITTHE FOR THIS LOOP IS 5Y-1
0476 8F2A
           88
                        A416
                               BNE A416
0477
    8F2B
           DO FD
0478 8F2D
                               BCC NOFLER
                                               INOFLIP IF BIT ZERO
           90 11
0479
    8F2F
           49 08
                               EOR #TPBIT
                                               #BIT IS ONE - INVERT OUTPUT
0480 8F31
           8D 02 A4
                               STA TAPOUT
0481
     8F34
                        *** END OF FIRST 416 USEC PERIOD
0482
    8F34
           A0 46
                        B416
                               LDY #TM1500~1
0483 8F36
                               DEY
                                               FLENGTH OF LOOP IS SY-1
           88
                        B416B
                               BNE B416B
    8F37
0484
           DO FD
0465
     8F39
           CA
                               DEX
                                               FRET NEXT BIT (LAST IS O START BI
                               BNE GETBIT
0486 8F3A
           DO E5
0487 8F3C
            AC 39 A6
                               LDY TEMP2
                                               # (BY 9 BIT LSR)
0488 8F3F
                               RTS
           60
0489
     8F40
                        NOFLIP NOP
                                               FTIMING
           EΑ
0490 8F41
           90 F1
                               BCC 8416
                                               # (ALWAYS)
     8F"43
0491
0492
     8F43
           20 78 8E
                        OUTBOX USR CHKT
0493
     8F46
           24 FD
                        OUTBIX BIT MODE
0494
    8F48
           30 CD
                               BMI CUIBIH
                                               #HS
0495
     8F'4A
0496
     8F4A
                        FOUTBIC - OUTPUT ONE KIM BYTE
```

```
LINE # LOC CODE LINE
0497
    8F46
                       OUTBIC =*
0498
    3F 4A
                                             SAVE BATA BYTE
                       OUTBT TAY
0499
     SE4A A8
                               LSR A
0500
     8F4B 4A
     8F4C
                               LSR A
0501
          40
     8F4D
                               LSR A
0502
           40
0503
     8F 4E
                               LSR A
          4A
     8F 4F
                               JSR HEXDUT
            20 52 8F
                                             ** ** MORE SIG DIGIT
0504
                        ; FALL INTO MEXOUT
     8F52
0505
     8F52
0506
                        *CONVERT LSD OF A TO ASCII
0507
     8F52
0508
    8F52
                        HEXOUT AND #$OF
0509
     8F52
           29 OF
0510
     8F54 C9 0A
                               CMP ##OA
                               CLC
0511
     8F56
           13
                               BMI HEXT
0512
     8F57
           30 02
     8F59 69 07
                               ADC ##07
0513
                       HEX1
                               ADC ##30
0514
     8F58 69 30
0515
     8050
                       → DUTCHT - BUTFUT ASCII CHAR (KIM)
     8F50
0516
                       # CLOCK NOT USED
0517
     8FSD
0518
     9F50
                       * X.Y PRESERVED
                       ; MUST RESIDE ON ONE PAGE - TIMING CRITICAL
     8F50
0519
0520
     8F50
     8F50
           8E 38 A6
                       DUTCHT STX TEMP1
                                               #PRESERVE X
0521
    8F 60
          8C 39 A6
                               SIY TEMP2
                                               DITTO Y
0522
           85 FC
0523 8F63
                               STA CHAR
                                               FUSE FF W/SHIFTS TO COUNT BITS
     8F65
            A9 FF
                               LDA #$FF
0524
                       KIMBIT PHA
                                               SAVE BIT CTR
0525
     登削るフ
           48
     8F68
            AD 02 A4
                               LDA TPOUT
                                              #GET CURRENT OUTPUT LEVEL
0526
                                             FORT DATA BIT IN CARRY
0527
     8F6B
           46 FC
                               LSR CHAR
0528
     8F 6D
            A2 12
                               LDX #18
                                               JASSUME 'ONE'
0529
     8F6F
           BO 02
                               BCS HF
                                              #BIT IS ZERO
0530 8F71
            A2 24
                               LDX #36
                      HF.
0531
     8F73
            AO 19
                               LDY #25
                               EOR #TPBIT
                                               FINVERT OUTPUT
0532
     SF75
           49 08
           49 08
80 02 A4
HFP1
0533
     8F77
                               STA TPOUT
                                               *PAUSE FOR 138 USEC
     8F7A
                               DEY
0534
                               BRE HEFT
0535
     8F7B
           DO FD
                                               #COUNT HALF CYCS OF HF
0536
     8F7D
           CA
                               DEX
                               BNE HE
0537
     8F7E
           DO F3
                                               FASSUME BIT IS ONE
0538
     8F80
           A2 18
                       LF
                               LDX #24
0539
     8F82
           BØ 02
                               BCS LF20
                                               $BIT IS ZERO
     8F84
           A2 00
                               LDX #12
0540
                    LF20
                               LBY #39
0541
     8F86
            AO 27
                               EOR #TPBIT FINVERT OUTPUT
0542
     8838
           49 08
            80 02 A4
                               STA TPOUT
0543
     8F8A
     8F8D
                       LFP1
                               DEY
                                               ≯PAUSE FOR 208 USEC
0544
            88
0545
     BF8E
            DO FD
                               BNE LFP1
                                               ≇COUNT HALF CYCS
     8F90
                               DEX
0546
            CA
                               BNE LF20
0547
     8F91
            DO F3
                                               *RESTORE BIT CTR
     8F93
                               PLA
0548
           68
                                               #DECREMENT IT
0549
     8F94
            OA.
                               ASL A
                              BNE KIMBIT
                                               FFF SHIFTED 8X = 00
     8F 95
           no no
0550
                               LDX TEMP1
0551
      8F97
            AE 38 A6
```

LINE	<b>#</b> ₹00	CODE	L. I NE	
0552 0553 0554 0555 0556	8F9A 8F9D 8F9E 8F9F 8F9F	AC 39 A6 98 60	LDY TEMP2 TYA RTS ; .END	FRESTORE DATA BYTE

ERRORS = 0000 <0000>

SYMBOL	VALUE	LINE	DEFI	NED		CROSS	-REFE	RENCE	s				
A208	8F2A		476	477									
BUFADH	OOFF		15	135	152	162	180	435	459				
BUFADL	OOFE		14	132	149	159	160	177	178	432	455	457	
9208	8F34		482	490									
B208B	8F36		483	484									
CHAR	OOFC		10	222	223	290	293	331	352	355	369	373	469
Cinin	0171 0			471	523	527		1					
CHECK	0000		49	202	CD 121 -10								
CHKH	A637		17	190	387	443							
CHKL.	A636		16	187	384	385	441						
CHKT	8E78		382	112	115	120	122	131	134	140	143	155	175
				492									
CHKT10	8E85		388	386									
CKERR	8060		202	188	191								
CKIM	OOAE		33	79	,. , , , ,								
CLOKHI	A005		65	267	268								
CLOKLO	A004		66	***	22.1 (							,	
CONFIG	89A5		40	247									
C1500	001F		32	82									
DDRDIG	A401		68	****									
ODRIN	A002		64	74	76								
DDROUT	A403		62	****	, 12								
DIG	A400		69	217	232								
BT3E	8F00		451	****									
DUMPT	8E87		390	****									
DUMPTI	SEAS		407	395	410		•						
DUMPT2	8ED7		432	425	458	460							
DUMPT4	8F03		454	434	437								
EAH	A64B		45	144	153	429	436						
EAL.	A64A		46	1.41.	150	427	433						
EOT	0004		29	446	448	- 411 4							
EXIT	8073		209	205	,,,								
EX10	807C		213	210									
FRAME	OOFF		48	194	300								
FRERR	8061		194	****	C/ 1/ W								
GETEIT	8F21		471	486									
GETTR	8DC9		261	239	242	265	282	286	268	307	308	314	
HEXOUT	8F52		509	504									
HEXI	8F58		514	512									
HF	8F73		531	529	537								
BECNT	8E1C		313	315									
HFP1	8F7A		534	535									
HWRONG	8CE2		127	105									
rp	A64E		42	96	98	415							
KBITS	8566		367	372									
KIMBIT	8F67		525	550									
LATCHL	A004		67	83									
LCERR	8065		196	166									
LF	8F80		538	****									
LFF1	8F8D		544	545									
LF20	8F86		541	539	547					•			
LOADT	8078		73	212									
LOADT1	8C90		83	81									
LOADT2	8093		84	89	106								
SYMBOL	VALUE	LINE	DEFIN	ED	C	R09 <b>5</b> -	REFER	ENCES					
LOADT4	8096		85	90									
LOADT5	8CE4		130	97	100								
LDADT6	8003		111	102									
LOADTZ	8036		171	118	138	179	181						
LOADTB	8D4F		185	167	174								
L.OAD11	8CA3		92	87									
LSTCHR	002F		50	196									

Symb <b>O</b> L	9ALUE:	LINE DEFIN	(ED	C,	ROSS-	REFER	ENCES	;				
a too teela a	And the same of the same		4-1		.l .c =w							
L. Ť 7 H	8000	148	123	161	163							
LTZHA LTZHA	80010 0070	155	151									
LTZEB LTZEC	8D30	165	154									
	8028 804F	160	157 ****									
L.18A	BE2A	186 399	404									
MARKSA		400										
MARKSB MODE	8E90 00FD	11.	402 80	92	94	104	117	128	137	156	209	216
FR.000	OOFD	ık J.	220	237	245	272	293	320	394	424	461	493
NGEXIT	806F	204	195	197	200	301	2. 7 C)	W.C.O	1177	"T xi. "T	~7 C.J .L	** Y (3
NHERR	8069	199	172	1.77	2.00	301						
NOFLIF	3F40	489	478									
NONHEX	OOFF	51	199									
OKEXIT	8072	207		452								
OFB	0072 00F9	×97	192									
OUTBOX	85.43	492	264 419	266 421	428	430	A E .					
OUTET	8F46	↑7.4 499	****	444	450	400	456					
OUTBIC	8F4A	498	***									
OUTBIH	8F17	467	494									
OUTBTX	9F46	493	416	442	444	447	449					
OUTCHT	8F50	521	400	462	77-77-77	·4·4/	4-7-7					
OUTCTX	8F13	461	408	413	440							
PACKT	8E3E	337	327	77.1.13	~4 ~4 ()							
PACKTI	SEAF	346	343									
	8655	351	354									
PACKT2		358		77.77.03	7.475	342						
PACKT3	SESF		318	338	340	342						
P 1L P 2H	A64E	26	42									
	A64D	25	43									
P2L backs	661C	24	44									
P2SCR P3H	9290	38	247									
P31	A64B	23	45									
RDASSY	064A	22	46									
RUBH10	SDF 9	290	287									
RDBHFO	8DEF 8E04	286 296	292 285	289	297							
ROBITK	8E0F	306	238	368	E. 7 /							
RDBYT	8E2C	324	171	200								
RDBYTH	80E2	280	119	121	139	142	148	321				
RUBYTX	8E28	320	95	111	114	130	133	186	139			
RUCHT	8E61	365	273	324	330	3. 6.577	.1. 4.7 (.2	2,00	107			
ROCHTX	SDDE	272	273 85	227	330							
RDRTN	805E	357 357	317	326	328							
SAH		43		-3 & C	020							
SAL.	4640 4640	44	420 418									
START	9096 8086	245	73	390								
SYBONE	anae 8082	242	240	w/W								
SYB10	anez 8DAC	239	****									
SYN	0016	30	88	224	228	407						
SYNBIT	8DA8	237	221	No Pin 17	X_ X. 1.0	-107						
SYNC	8082	216	84									
SYNCIO	8098	226	231									
SYNC5	abab	221	225	229								
TAPIN	A000	63	262									
TAPOUT	A402	61	392	397	405	470	473	480				
TEMP 1	A638	18	280	294	365	376	521	551				
TEMP2	A639	19	468	487	522	552		•				
TM1500	0047	31	475	482								
TERIT	0008	34	472	479	532	542						
TPOUT	A402	60	4.5	526	533	543						
VIAACR	HOOR	58	78									
VIAPOR	AOOC	59	214	251								
WAITLO	8E14	308	309	311								
ZERCK	835E	39	248									

