

■SPM27C64H SERIES

Model	Access time	Function	Package
SPM27C64H ₁₅	150ns	UV EPROM	28-pin CERDIP with transparent lid
SPM27C64H ₂₀	200ns		
SPM27C64C ₁₅	150ns	One Time PROM	28-pin DIP (plastic)
SPM27C64C ₂₀	200ns		

■ABSOLUTE MAXIMUM RATINGS

(V_{SS}=0V)

Parameter	Symbol	Ratings	Unit
Supply voltage*1	V _{DD}	-0.6 to 7.0	V
Supply voltage for programming*1	V _{PP}	-0.6 to 22	V
Input voltage*1	V _I	-0.6 to 7.0	V
Output voltage*1	V _O	-0.6 to 7.0	V
Output current	I _O	10	mA
Operating temperature	T _{opr}	0 to 70	°C
Storage temperature	T _{stg}	-65 to 125	°C

*1 With respect to V_{SS}

■ELECTRICAL CHARACTERISTICS

Read Mode

●DC Electrical Characteristics

(V_{DD}=5V±10%, V_{SS}=0V, V_{PP}=V_{DD}±0.6V, T_a=0 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
High level input voltage	V _{IH}		2.2	—	V _{DD} +1.0	V
Low level input voltage	V _{IL}		-0.6	—	0.8	V
Input leakage current	I _{LI}	0 ≤ V _I ≤ V _{DD}	-2.0	—	2.0	μA
Standby supply current	I _{DDS}	$\overline{CE} = V_{DD} \pm 0.3V$	—	1	100	μA
Operating supply current	I _{DDO}	Output open	—	—	30	mA
Programming supply current	I _{PP}		—	—	100	μA
Output leakage current	I _{LO}	0 ≤ V _O ≤ V _{DD}	-10.0	—	10.0	μA
High level output voltage	V _{OH}	I _{OH} = -400μA	2.4	—	—	V
Low level output voltage	V _{OL}	I _{OL} = 2.1mA	—	—	0.45	V

●Terminal Capacitance

(f=1.0MHz, T_a=25°C)


Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input capacitance	C _I	V _I =0V	—	—	6	pF
Output Capacitance	C _O	V _O =0V	—	—	12	pF

●AC Electrical Characteristics

(V_{DD}=5V±10%, V_{SS}=0V, V_{PP}=V_{DD}±0.6V, T_a=0 to 70°C)

Parameter	Symbol	Conditions	SPM27C64H ₁₅		SPM27C64H ₂₀		Unit
			Min	Max	Min	Max	
Address access time	t _{ACC}	CL = 1TTL + 100pF V _{IH} = 2.2V V _{IL} = 0.8V V _{OH} = 1.5V V _{OL} = 1.5V t _r = t _f = 20ns	—	150	—	200	ns
Chip enable access time	t _{ACE}		—	150	—	200	ns
Output enable access time	t _{OE}		—	60	—	70	ns
Output floating	t _{DF}		—	50	—	60	ns
Output hold time	t _{OH}		0	—	0	—	ns

●Timing Chart



● Standby mode

When \overline{CE} is "H" the SPM27C64H_{15/20} is in the standby mode. Then, Data I/O terminals are Hi-z, and all of address inputs are prohibited.

● Program

Initially, and after each erasure, all bits of the SPM27C64H_{15/20} are in the "H" state.

Data are programmed when a 50ms "L" pulse is applied to the \overline{PGM} input while \overline{CE} is kept "L" and the address and data are stable.

● Program verify

The verify on the programmed bits is performed with \overline{CE} and \overline{OE} at "L" level, \overline{PGM} at "H" level and V_{PP} at 21V.

● Program inhibit

A "H" level \overline{CE} input inhibits program while V_{PP} is 21V.

● High performance program

This SPM27C64H_{15/20} can be applied the High Performance Programming algorithm shown in the flowchart.


The 1 ms initial "L" pulse is applied to \overline{PGM} for a first address with V_{DD} at 6V, and V_{PP} at 21V. After that, the data programmed should be verified. This procedure should be repeated X times ($X \leq 15$) until the data of a word are correctly programmed.

After the data programmed are verified to be correct, the 4X ms overprogram pulse is applied. If the data are not programmed correctly with 15 times initial pulse, a 60 ms overprogram pulse should be applied.



The same procedures for each address should be performed up to the last address.

When the high performance programming cycle has been completed, all bytes should be compared to the original data with $V_{DD} = V_{PP} = 5V$.

● High Performance Program Flowchart



■ PACKAGE DIMENSIONS




● AC Electrical Characteristics

($V_{DD} = 6 \pm 0.25V$, $V_{SS} = 0V$, $V_{PP} = 21 \pm 0.5V$, $T_a = 25 \pm 5^\circ C$)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Address setup time	t_{AS}		2	—	—	μS
Chip enable setup time	t_{CES}		2	—	—	μS
Output enable setup time	t_{OES}		2	—	—	μS
Data setup time	t_{DS}		2	—	—	μS
Address hold time	t_{AH}		0	—	—	μS
Data hold time	t_{DH}		2	—	—	μS
Output floating	t_{DF}		0	—	130	ns
Output enable access time	t_{OE}		—	—	150	ns
V_{PP} setup time	t_{VPS}		2	—	—	μS
V_{DD} setup time	t_{VCS}		2	—	—	μS
PGM initial pulse width	t_{PW}		0.95	1.0	1.05	ms
PGM overprogram pulse width	t_{OPW}		3.8	—	63	ms

● Timing Chart



■ ERASE

Erase of SPM27C64H_{15/20} is performed by exposure to ultraviolet light of 2737 Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W. sec/cm²

■ FUNCTIONS

● Truth Table

Mode	Pin name	Address input A0 to A12	Data I/O I/O0 to I/O7	\overline{CE}	\overline{OE}	PGM	V_{DD}	V_{PP}
Read		Stable	Output data	L	L	H	V_{DD}	V_{DD}
Output disable		Stable	Hi-Z	L	H	X	V_{DD}	V_{DD}
					X	L		
Standby		X	Hi-Z	H	X	X	V_{DD}	V_{DD}
Programming		Stable	Input data	L	X	L	V_{DD}	V_{PP}
Program verify		Stable	Output data	L	L	H	V_{DD}	V_{PP}
Program inhibit		X	Hi-Z	H	X	X	V_{DD}	V_{PP}

X: "H" or "L"

● Reading data

Data is able to be read by setting addresses during holding $\overline{CE} = "L"$, $\overline{OE} = "L"$ and $\overline{PGM} = "H"$.

● Output disable

Data I/O terminals are Hi-Z when $\overline{OE} = "H"$ or $\overline{PGM} = "L"$

Programming Mode

●DC Electrical Characteristics

($V_{DD}=5V \pm 5\%$, $V_{SS}=0V$, $V_{PP}=21 \pm 0.5V$, $T_a=25 \pm 5^\circ C$)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
High level input voltage	V_{IH}		2.2	—	$V_{DD}+0.3$	V
Low level input voltage	V_{IL}		-0.1	—	0.8	V
Input leakage current	I_{LI}	$V_I=5.25V/0.45V$	-2.0	—	2.0	μA
V_{DD} supply current	I_{DDO}		—	—	30	mA
V_{PP} supply current	I_{PP}	$\overline{CE} = \overline{PGM} = V_{IL}$	—	—	30	mA
High level output voltage	V_{OH}	$I_{OH} = -400\mu A$	2.4	—	—	V
Low level output voltage	V_{OL}	$I_{OL} = 2.1mA$	—	—	0.45	V


●AC Electrical Characteristics

($V_{DD}=5V \pm 5\%$, $V_{SS}=0V$, $V_{PP}=21 \pm 0.5V$, $T_a=25 \pm 5^\circ C$)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Address setup time	t_{AS}		2	—	—	μS
Chip enable setup time	t_{CES}		2	—	—	μS
Output enable setup time	t_{OES}		2	—	—	μS
Data setup time	t_{DS}		2	—	—	μS
Address hold time	t_{AH}		0	—	—	μS
Data hold time	t_{DH}		2	—	—	μS
Output floating	t_{DF}		0	—	130	ns
Output enable access time	t_{OE}		—	—	150	ns
V_{PP} setup time	t_{VS}		2	—	—	μS
PGM pulse width during programming	t_{PW}		25	50	55	ms

* t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

●Timing Chart



High Performance Programming Mode

●DC Electrical Characteristics

($V_{DD}=6 \pm 0.25V$, $V_{SS}=0V$, $V_{PP}=21 \pm 0.5V$, $T_a=25 \pm 5^\circ C$)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
High level input voltage	V_{IH}		2.2	—	$V_{DD}+0.3$	V
Low level input voltage	V_{IL}		-0.1	—	0.8	V
Input leakage	I_{LI}	$V_I=5.25V/0.45V$	-2.0	—	2.0	μA
Operating supply current	I_{DDO}		—	—	30	mA
Programming supply current	I_{PP}		—	—	30	mA
High level output voltage	V_{OH}	$I_{OH} = -400\mu A$	2.4	—	—	V
Low level output voltage	V_{OL}	$I_{OL} = 2.1mA$	—	—	0.45	V

S-MOS Systems, Inc. does not assume responsibility for use of any circuit described other than circuits entirely embodied in an S-MOS Systems, Inc. product. S-MOS Systems, Inc. reserves the right to make changes in circuit design specifications and other information at any time without prior notice.

S-MOS SYSTEMS, INC.

50 WEST BROKAW ROAD, BLDG. 7, SAN JOSE, CA 95110 PHONE:(408)993-1212 TELEX:176079 S MOS SNJ UD