

Description

The μPD27128 is a 131,072-bit (16,384 × 8) electrically programmable read-only memory (EPROM). It operates from a single +5V supply making it ideal for microprocessor applications. It features an output enable control and offers a standby mode with reduction in power consumption.

A distinctive feature of the μPD27128 is a separate output enable control (OE) in addition to the chip enable control (CE). The OE control eliminates bus contention in multiple-bus microprocessor systems. The μPD27128 features conventional, simple one-pulse programming controlled by TTL-level signals as well as a high-speed programming mode. Total programming time for all 131,072 bits is 820 seconds for the conventional mode, and typically 120 seconds for the high-speed mode.

The μPD27128 is available in a cerdip package as an ultraviolet (UV), erasable EPROM, or in a plastic package as a one-time-programmable (OTP), non-erasable EPROM.


Features

- Ultraviolet erasable and electrically programmable
- Access time—200ns max
- Low power dissipation: 100mA max active current
25mA max standby current
- High-speed programming mode (typical program time 120s)
- Programmable with single pulse (total program time 820s)
- Industry standard pinout (JEDEC approved)
- 4 performance ranges


Device	Max Access Time	Max Vcc Supply Current	
		Active	Standby
μPD27128-2	200ns	100mA	25mA
μPD27128-3	250ns	100mA	25mA
μPD27128-3 ¹	300ns	100mA	25mA
μPD27128-4 ²	450ns	100mA	25mA

Note: ¹ Available as either UV or OTP

Block Diagram



Pin Configuration



Pin Identification

Pin	Address
A ₀ -A ₁₃	Addresses
OE	Output Enable
O ₀ -O ₇	Data Outputs
CE	Chip Enable
PGM	Program

Mode Selection

Mode	Pins	CE (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{CC} (28)	Outputs (11-13, 15-19)
Read		V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	DOUT
Standby		V _{IH}	X	X	V _{CC}	V _{CC}	High Z
Program		V _{IL}	V _{IH}	V _{IL}	V _{PP}	V _{CC}	DIN
Program Verify		V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	DOUT
Program Inhibit		V _{IH}	X	X	V _{PP}	V _{CC}	High Z
High Speed Programming		V _{IL}	V _{IH}	V _{IL}	V _{PP}	V _{CC}	DIN

Note: X can be either V_{IL} or V_{IH}.

Absolute Maximum Ratings*

Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +125°C
Output Voltage	-0.6V to 7.0V
Input Voltage	-0.6V to 7.0V
Supply Voltage V _{CC}	-0.6V to 7.0V
Supply Voltage V _{PP}	-0.6V to +22V

* COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T_A = 25°C; f = 1MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	C _{IN}		4	8	pF	V _{IN} = 0V
Output Capacitance	C _{OUT}		8	14	pF	V _{OUT} = 0V

DC Characteristics

Read Mode and Standby Mode

T_A = 0°C to +70°C; V_{CC} = +5V ± 5%; V_{PP} = V_{CC}

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output High Voltage	V _{OH}	2.4			V	I _{OH} = -400μA
Output Low Voltage	V _{OL}		0.45		V	I _{OL} = 2.1mA
Input High Voltage	V _{IH}	2.0		V _{CC} + 1	V	
Input Low Voltage	V _{IL}	-0.1		0.8	V	
Output Leakage Current	I _{LO}		10		μA	V _{OUT} = 5.25V
Input Leakage Current	I _{LI}		10		μA	V _{IN} = 5.25V
V _{CC} Current	Standby	I _{CC1}		25	mA	$\overline{CE} = V_{IH}$
	Active	I _{CC2}	60	100	mA	$\overline{OE} = \overline{CE} = V_{IL}$
V _{PP} Current	I _{PP1}		15		mA	V _{PP} = 5.25V

Program, Program Verify, and Program Inhibit Modes

T_A = 25°C ± 5°C; V_{CC} ⊕ = +5V ± 5%; V_{PP} = +21V ± 0.5V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	V _{IH}	2.0		V _{CC} + 1	V	
Input Low Voltage	V _{IL}	-0.1		0.8	V	
Input Leakage Current	I _{LI}		10		μA	V _{IN} = V _{IL} or V _{IH}
Output High Voltage	V _{OH}	2.4			V	I _{OH} = -400μA
Output Low Voltage	V _{OL}		0.45		V	I _{OL} = 2.1mA
V _{CC} Current	Program Inhibit	I _{CC1}		25mA	mA	$\overline{CE} = V_{IH}$
	Program Verify	I _{CC2}		100mA	mA	
V _{PP} Current	Program	I _{PP2}		30mA	mA	$\overline{CE} = \overline{PGM} = V_{IL}$
	Program Verify	I _{PP3}		15mA	mA	$\overline{CE} = V_{IL}$ $\overline{PGM} = V_{IH}$
Program Inhibit	I _{PP4}		15mA		mA	$\overline{CE} = V_{IH}$

Note: ⊕ V_{CC} = 6V ± 0.25V for high-speed programming.

AC Characteristics

Read Mode and Standby Mode

T_A = 0°C to +70°C; V_{CC} = +5V ± 5%; V_{PP} = V_{CC}

Parameter	Symbol	Limits								Test Conditions	
		27128-2		27128-3 ⊕		27128-3 ⊕		27128-4 ⊕			
Address to Output Delay	t _{ACC}	200	250		300	450	ns		$\overline{CE} = \overline{OE} = V_{IL}$		
\overline{CE} to Output Delay	t _{CE}	200	250		300	450	ns		$\overline{OE} = V_{IL}$		
Output Enable to Output Delay	t _{OE}	75	100		120	150	ns		$\overline{CE} = V_{IL}$		
Output Enable High to Output Delay	t _{OF}	0	60	0	85	0	105	0	130	ns	$\overline{CE} = V_{IL}$
Address to Output Hold Time	t _{OH}	0	0	0	0	0	ns		$\overline{CE} = \overline{OE} = V_{IL}$		

Note: ⊕ Available as either UV or OTP.

Test Conditions—

Output Load: See Fig. 1.

Input Rise and Fall Times: 20ns

Input Pulse Levels: 0.45V to 2.4V

Timing Measurement Reference Levels:

Inputs: 0.8V and 2.0V

Outputs: 0.8V and 2.0V

AC Characteristics (Cont.)

Program, Program Verify, and Program Inhibit Modes

T_A = 25°C ± 5°C; V_{CC} = +5V ± 5%; V_{PP} = +21V ± 0.5V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address Setup Time	t _{AS}	2			μs	Input Pulse Levels = 0.45V to 2.4V
\overline{OE} Setup Time	t _{OES}	2			μs	Input Timing Reference Level = 0.8V and 2.0V
Data Setup Time	t _{DS}	2			μs	Reference Level = 0.8V and 2.0V
Address Hold Time	t _{AH}	0			μs	Output Timing Reference Level = 0.8V and 2V
\overline{CE} Setup Time	t _{CS}	2			μs	Input Rise and Fall Times: 20ns
Data Hold Time	t _{DH}	2			μs	
Chip Enable to Output Float Delay	t _{DF}	0		130	ns	
Data Valid from \overline{OE}	t _{OE}			150	ns	
Program Pulse Width ⊕	t _{PW}	45	50	55	ms	
V _{PP} Setup Time	t _{VS}	2			μs	

Note: ⊕ V_{CC} = 6V ± 0.25V and t_{PW} = 1 ms ± 5% for high-speed programming.

Test Conditions—


Input Pulse Levels = 0.45V to 2.4V

Input Timing Reference Level = 0.8V and 2.0V

Output Timing Reference Level = 0.8V and 2V

Input Rise and Fall Times: 20ns

Figure 1. Loading Conditions Test Circuit



Function

The μPD27128 operates from a single +5V power supply making it ideal for microprocessor applications.

The μPD27128 features a standby mode which reduces the power dissipation.

Operation

The six operation modes of the μPD27128 are listed in Table 1. In the read mode the only power supply required is a +5V supply. During programming all inputs are TTL levels except for V_{PP} which rises from V_{CC} level to 21V.

Read Mode

When \overline{CE} and \overline{OE} are at a low (0) level, Read is set and data is available at the outputs after t_{OE} from the falling edge of \overline{OE} and t_{ACC} after setting the address.

Standby Mode

The μPD27128 is placed in a standby mode with the application of a high (1) level TTL signal to the \overline{CE} input. In this mode the outputs are in a high impedance state, independent of the \overline{OE} input. The active power dissipation is also reduced.

Programming Modes

The μPD27128 can be programmed in two ways: (1) conventional programming mode, and (2) high-speed programming mode. In the conventional mode, basically a 50ms PGM pulse is applied to each bit location. The high-speed

programming mode is similar to the Intelligent Programming Algorithm™, in which up to fifteen 1ms PGM pulses are applied to each bit location, followed by an additional 4ms PGM pulse for each number of 1ms pulses applied before. The high-speed programming mode reduces the programming time to 120s typical.

Conventional Programming Mode

Programming begins with erasing all data and consequently having all bits in the high (1) level state. Data is then entered by programming a low (0) level TTL signal into the chosen bit location.

The μPD27128 is placed in the programming mode by applying a low (0) level TTL signal to the \overline{CE} and \overline{PGM} with V_{PP} at +21V. The data to be programmed is applied to the output pins in 8-bit parallel form at TTL levels.

Any location can be programmed at any time, either individually, sequentially, or at random.

When multiple μPD27128s are connected in parallel except for \overline{CE} , individual μPD27128s can be programmed by applying a low (0) level TTL pulse to the \overline{PGM} input of the desired μPD27128 to be programmed.

Programming of multiple μPD27128s in parallel with the same data is easily accomplished. All the like inputs are tied together and programmed by applying a low (0) level TTL pulse to the \overline{PGM} inputs.

High-speed Programming Mode

In this mode, programming begins by addressing the first location, and valid data appearing at the eight output pins (a low level TTL signal, 0, into the chosen bit location).

V_{CC} is then raised to $6V \pm 0.25V$ followed by V_{PP} raised to $21V \pm 0.5V$. A PGM pulse of $1ms \pm 5\%$ is then applied in the same manner as described in the program mode timing diagram. The bit is then verified and a program/no program decision is made. If the bit is not programmed, another 1ms PGM pulse is applied, to a maximum of fifteen times. If the bit gets programmed within fifteen efforts, another pulse of 4ms for each effort is applied and the next address is applied. If the bit does not get programmed in fifteen 1ms efforts, another PGM pulse of 60ms is applied and the bit verified. If the bit is not programmed at this stage, the device would be rejected as a program failure. If the bit is programmed, the next address is applied until all addresses are complete.

At this stage, V_{CC} and V_{PP} pins are lowered to $5V \pm 5\%$ and all bytes are then verified again for programming. This algorithm is compatible with that of the μPD2764.

Program Verify Mode

A verify should be performed on the programmed bits to determine that the data was correctly programmed. The program verify can be performed with \overline{CE} and \overline{OE} at low (0) levels and \overline{PGM} at a high (1) level.

Programming Inhibit Mode

Programming multiple μPD27128s in parallel with different data is easier with the program inhibit mode. Except for \overline{CE} (or \overline{PGM}), all like inputs (including \overline{OE}) of the parallel μPD27128s may be common. Programming is accomplished by applying a low (0) TTL-level program pulse to the \overline{CE} (or \overline{PGM}) input with V_{PP} at +21V. A high (1) level applied to

the \overline{CE} (or \overline{PGM}) of the other μPD27128s will inhibit it from being programmed.

Output Disable

The data outputs of two or more μPD27128s may be wire-ORed together to the same data bus. In order to prevent bus contention problems between devices, all but the selected μPD27128 should be disabled by raising the \overline{CE} input to a TTL high. \overline{OE} input should be made common to all devices and connected to the read line from the system control bus. These connections offer the lowest average power consumption.

Erase Mode

Erase of the μPD27128 programmed data can be attained when exposed to light with wavelengths shorter than approximately 4,000 Angstroms (Å). It should be noted that constant exposure to direct sunlight or room level fluorescent lighting could erase the μPD27128. Consequently, if the μPD27128 is to be exposed to these types of lighting conditions for long periods of time, its window should be masked to prevent unintentional erasure. Opaque labels are supplied with every device.

The recommended erasure procedure for the μPD27128 is exposure to ultraviolet light with wavelengths of 2,537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be not less than $15W\text{-sec/cm}^2$. The erasure time is approximately 15 to 20 minutes using an ultraviolet lamp of $12,000\mu W/cm^2$ power rating.

During erasure, the μPD27128 should be placed within 1 inch of the lamp tubes. If the lamps have filters on the tubes, the filters should be removed before erasure.

Timing Waveforms

