

## FEATURES:

- RAD-PAK® radiation-hardened against natural space radiation
- Total dose hardness:
  - > 100 Krad (Si), dependent upon space mission
- Excellent Single Event Effects:
  - SEL<sub>TH</sub> LET: > 120 MeV/mg/cm<sup>2</sup>
  - SEU<sub>TH</sub> LET (read mode): > 90 MeV/mg/cm<sup>2</sup>
  - SEU<sub>TH</sub> LET (write mode): > 18 MeV/mg/cm<sup>2</sup>
- Package:
  - 28 pin RAD-PAK® flat pack
  - 28 pin RAD-PAK® DIP
  - JEDEC approved byte wide pinout
- High Speed:
  - 120, 150 ns maximum access times available
- High endurance:
  - 10,000 erase/write (in Page Mode), 10-year data retention
- Page Write Mode:
  - 1 to 64 bytes
- Low power dissipation:
  - 15 mA active current (cycle = 1 μs)
  - 20 μA standby current (CE = V<sub>CC</sub>)

## DESCRIPTION:

Maxwell Technologies' 28C256T high density 256k-bit EEPROM microcircuit features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. The 28C256T is capable of in-system electrical byte and page programmability. It has a 64-Byte page programming function to make its erase and write operations faster. It also features data polling to indicate the completion of erase and program operations.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

TABLE 1. 28C256T PINOUT DESCRIPTION

PIN	SYMBOL	DESCRIPTION
*10-3, 25, 24, 21, 23, 2, 26, 1	A0-A14	Address
11-13, 15-19	I/O0-I/O7	Input/Output
22	$\overline{OE}$	Output Enable
20	$\overline{CE}$	Chip Enable
27	$\overline{WE}$	Write Enable
28	V <sub>CC</sub>	Power Supply
14	V <sub>SS</sub>	Ground

\*Refer to diagram on Page 1 for pin relationship.

TABLE 2. 28C256T ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage (Relative to V <sub>SS</sub> )	V <sub>CC</sub>	-0.6	7.0	V
Input Voltage (Relative to V <sub>SS</sub> )	V <sub>IN</sub>	-0.5 <sup>1</sup>	7.0	V
Operating Temperature Range <sup>2</sup>	T <sub>OPR</sub>	-55	125	°C
Storage Temperature Range	T <sub>STG</sub>	-65	150	°C

1. V<sub>IN</sub> = -3.0 V for pulse width ≥ 50 ns.
2. Including electrical characteristics and data retention.

TABLE 3. 28C256T DELTA LIMITS

PARAMETER	VARIATION
I <sub>CC1</sub>	±10%
I <sub>CC2</sub>	±10%
I <sub>CC3A</sub>	±10%
I <sub>CC3B</sub>	±10%

TABLE 4. 28C256T RECOMMENDED OPERATING CONDITIONS

PARAMETER	SUBGROUPS	SYMBOL	MIN	MAX	UNITS
Supply Voltage	1	$V_{CC}$	4.5	5.5	V
Input Voltage	1	$V_{IL}$	-0.3 <sup>1</sup>	0.8	V
	1	$V_{IH}$	2.2	$V_{CC} + 0.3$	V
	1	$V_H$	$V_{CC} - 0.5$	$V_{CC} + 1$	V
Thermal Impedance — Flat Package	1	$\Theta_{JC}$	--	0.87	°C/W
Thermal Impedance — DIP Package	1	$\Theta_{JC}$	--	0.86	°C/W
Operating Temperature Range	1	$T_{OPR}$	-55	125	°C

1.  $V_{IL}$  min = -1.0V for pulse width  $\leq$  50 ns.

TABLE 5. 28C256T CAPACITANCE<sup>1</sup>

( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Capacitance: $V_{IN} = 0V$ <sup>1</sup>	$C_{IN}$	--	6	pF
Output Capacitance: $V_{OUT} = 0V$ <sup>1</sup>	$C_{OUT}$	--	12	pF

1. Guaranteed by design.

TABLE 6. 28C256T DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_A = -55\text{ TO } +125^\circ\text{C}$  UNLESS OTHERWISE SPECIFIED)

PARAMETER	CONDITIONS	SUBGROUPS	SYMBOL	MIN	MAX	UNITS
Input Leakage Current	$V_{CC} = 5.5\text{ V}$ , $V_{IN} = 5.5\text{ V}$	1, 2, 3	$I_{LI}$	--	2	$\mu\text{A}$
Output Leakage Current	$V_{CC} = 5.5\text{ V}$ , $V_{OUT} = 5.5\text{ V}/0.4\text{ V}$	1, 2, 3	$I_{LO}$	--	2	$\mu\text{A}$
Standby $V_{CC}$ Current	$\overline{CE} = V_{CC}$	1, 2, 3	$I_{CC1}$	--	20	$\mu\text{A}$
	$\overline{CE} = V_{IH}$	1, 2, 3	$I_{CC2}$	--	1	mA
Operating $V_{CC}$ Current	$I_{OUT} = 0\text{ mA}$ Duty = 100% $V_{CC} = 5.5\text{ V}$ Cycle = 1 $\mu\text{s}$	1, 2, 3	$I_{CC3}$	--	15	mA
	$I_{OUT} = 0\text{ mA}$ Duty = 100% $V_{CC} = 5.5\text{ V}$ Cycle = 150 ns			--	50	
Input Low Voltage		1, 2, 3	$V_{IL}$	--	0.8	V
Input High Voltage		1, 2, 3	$V_{IH}$	2.2	--	V
		1, 2, 3	$V_H$	$V_{CC} - 0.5$	--	V
Output Low Voltage	$I_{LO} = 2.1\text{ mA}$	1, 2, 3	$V_{OL}$	--	0.4	V
Output High Voltage	$I_{OH} = -400\text{ }\mu\text{A}$	1, 2, 3	$V_{OH}$	2.4	--	V

TABLE 7. 28C256T AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION<sup>1</sup>(V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = -55 to 125 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SUBGROUPS	SYMBOL	MIN	MAX	UNITS
Address Access Time $\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ -120 -150	9, 10, 11	t <sub>ACC</sub>	-- --	120 150	ns
CE to Output Delay $\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ -120 -150	9, 10, 11	t <sub>CE</sub>	-- --	120 150	ns
OE to Output Delay $\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$ -120 -150	9, 10, 11	t <sub>OE</sub>	0 0	75 75	ns
Output Hold from Address $\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ -120 -150	9, 10, 11	t <sub>OH</sub>	0 0	-- --	ns
OE (CE) High to Output Float $\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$ <sup>2</sup> -120 -150	9, 10, 11	t <sub>DF</sub>	0 0	50 50	ns

1. Test conditions: Input pulse levels - 0V to 3V; input rise and fall times < 20 ns; output load - 1 TTL gate + 100 pF (including scope and jig); reference levels for measuring timing - 0.8V/1.8V.

2. t<sub>DF</sub> and t<sub>DFR</sub> are defined as the time at which the output becomes an open circuit and data is no longer driven.

TABLE 8. 28C256T AC ELECTRICAL CHARACTERISTICS FOR PAGE/BYTE ERASE AND WRITE OPERATIONS

(V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = -55 to 125 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SUBGROUPS	SYMBOL	MIN <sup>1</sup>	TYP	MAX	UNITS
Address Setup Time -120 -150		t <sub>AS</sub>	0	--	--	ns
	9, 10, 11		0	--	--	
	9, 10, 11		0	--	--	
CE to Write Setup Time -120 -150		t <sub>CS</sub> <sup>2</sup>	0	--	--	ns
	9, 10, 11		0	--	--	
	9, 10, 11		0	--	--	
WE to Write Setup Time -120 -150		t <sub>WS</sub> <sup>3</sup>	0	--	--	ns
	9, 10, 11		0	--	--	
	9, 10, 11		0	--	--	
WE Hold Time -120 -150	9, 10, 11	t <sub>WH</sub> <sup>3</sup>	0 0	-- --	-- --	ns

TABLE 8. 28C256T AC ELECTRICAL CHARACTERISTICS FOR PAGE/BYTE ERASE AND WRITE OPERATIONS  
( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55$  TO  $125$  °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SUBGROUPS	SYMBOL	MIN <sup>1</sup>	TYP	MAX	UNITS
$\overline{WE}$ Pulse Width	9, 10, 11	$t_{WP}^2$	200	--	--	ns
-120			250	--	--	
$\overline{CE}$ Pulse Width	9, 10, 11	$t_{CW}^3$	200	--	--	ns
-120			250	--	--	
Address Hold Time	9, 10, 11	$t_{AH}$	150	--	--	ns
-120			150	--	--	
Data Setup Time	9, 10, 11	$t_{DS}$	75	--	--	ns
-120			100	--	--	
Data Hold Time	9, 10, 11	$t_{DH}$	10	--	--	ns
-120			10	--	--	
Chip Enable Hold Time <sup>2</sup>	9, 10, 11	$t_{CH}$	0	--	--	ns
-120			0	--	--	
Output Enable to Write Setup Time	9, 10, 11	$t_{OES}$	0	--	--	ns
-120			0	--	--	
Output Enable Hold Time	9, 10, 11	$t_{OEH}$	0	--	--	ns
-120			0	--	--	
Data Latch Time <sup>4</sup>	9, 10, 11	$t_{DL}$	--	230	--	ns
-120			--	280	--	
Write Cycle Time	9, 10, 11	$t_{WC}$	--	--	10	ms
-120			--	--	10	
Byte Load Window <sup>4</sup>	9, 10, 11	$t_{BL}$	--	100	--	us
-120			--	100	--	
Byte Load Cycle <sup>4</sup>	9, 10, 11	$t_{BLC}$	0.55	--	30	us
-120			0.55	--	30	
Write Start Time	9, 10, 11	$t_{DW}$	150	--	--	ns
-120			150	--	--	

1. Use this device in a longer cycle than this value.
2.  $\overline{WE}$  controlled operation.
3.  $\overline{CE}$  controlled operation.
4. Not tested.

TABLE 9. 28C256T MODE SELECTION <sup>1</sup>

MODE	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	I/O
Write	$V_{IL}$	$V_{IL}$	$V_{IH}$	$D_{OUT}$
Standby	$V_H$	X	X	HIGH-Z
Write	$V_{IL}$	$V_{IH}$	$V_{IL}$	$D_{IN}$
Deselect	$V_{IL}$	$V_{IH}$	$V_{IH}$	HIGH-Z
Write Inhibit	X	X	$V_{IH}$	--
	X	$V_{IL}$	X	--
Data\ Polling	$V_{IL}$	$V_{IL}$	$V_{IH}$	DATA-OUT (I/O7)

1. X = Does not matter.

FIGURE 1. READ TIMING WAVEFORM




FIGURE 2. BYTE WRITE TIMING WAVEFORM (1) ( $\overline{WE}$  CONTROLLED)




FIGURE 3. BYTE WRITE TIMING WAVEFORM (2) ( $\overline{CE}$  CONTROLLED)




FIGURE 4. PAGE WRITE TIMING WAVEFORM (1) ( $\overline{WE}$  CONTROLLED)






FIGURE 5. PAGE WRITE TIMING WAVEFORM (2) ( $\overline{CE}$  CONTROLLED)





FIGURE 6. DATA POLLING TIMING WAVEFORM



## EEPROM APPLICATION NOTES

This application note describes the programming procedures for the EEPROM modules and the details of various techniques to preserve data protection.

## Automatic Page Write

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle, and allows the undefined data within 64 bytes to be written corresponding to the undefined address (A0 to A5). Loading the first byte of data, the data load window opens 30  $\mu$ s for the second byte. In the same manner each additional byte of data can be loaded within 30  $\mu$ s. In case  $\overline{CE}$  and  $\overline{WE}$  are kept high for 100(s after data input, EEPROM enters erase and write mode automatically and only the input data are written into the EEPROM.

 $\overline{WE}$   $\overline{CE}$  Pin Operation

During a write cycle, addresses are latched by the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , and data is latched by the rising edge of  $\overline{WE}$  or  $\overline{CE}$ .

## Data Polling


Data Polling function allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O 7 to indicate that the EEPROM is performing a write operation.


## Data Protection

To protect the data during operation and power on/off, the EEPROM has the internal functions described below.

1. Data Protection against Noise of Control Pins ( $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{WE}$ ) during Operation.

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the EEPROM has a noise cancellation function that cuts noise if its width is 20ns or less in programming mode. Be careful not to allow noise of a width of more than 20ns on the control pins.






28 PIN RAD-PAK® FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	0.165	0.177	0.189
b	0.015	0.017	0.022
c	0.003	0.005	0.009
D	--	0.720	0.740
E	0.380	0.410	0.420
E1	--	--	0.440
E2	0.180	0.240	--
E3	0.030	0.085	--
e	0.050 BSC		
L	0.390	0.400	0.410
Q	0.040	0.050	0.053
S1	0.005	0.027	--
N	28		

F28-03

Note: All dimensions in inches.



28 PIN RAD-PAK® DUAL IN LINE PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	--	0.177	0.225
b	0.014	0.018	0.026
b2	0.045	0.050	0.065
c	0.008	0.010	0.018
D	--	1.400	1.485
E	0.510	0.595	0.620
eA	0.600 BSC		
eA/2	0.300 BSC		
e	0.100 BSC		
L	0.140	0.150	0.160
Q	0.015	0.040	0.060
S1	0.005	0.025	--
S2	0.005	--	--
N	28		

D28-03

Note: All dimensions in inches.

## Important Notice:

These data sheets are created using the chip manufacturer's published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

# 256K EEPROM (32K x 8-Bit) EEPROM

# 28C256T

## Product Ordering Options

