
MCS-8 Microcomputer Set

8008 8 Bit Parallel Central Processor Unit

USERS MANUAL





C Intel Corp. 1973

INTEL SUPPORT MAKES SYSTEM BUILDING EASY.

The MCS-8TM parallel 8-bit microcomputer set is designed for efficient handling of large volumes of data. It has interrupt capability, operates synchronously or asynchronously with external memory, and executes subroutines nested up to seven levels. The 8008 CPU, heart of the MCS-8, replaces 125 TTL packs. With it you can easily address up to 16k 8-bit words of ROM, RAM or shift registers. Using bank switching techniques, you can extend its memory indefinitely.

The PL/MTM High Level Language is an easy-to-learn, systems oriented language derived from IBM's PL/I by Intel for programming the MCS-8 and future 8-bit micro-computers. It gives the microcomputer programmer the same high level language advantages currently available in mini and large computers. By actual tests, PL/M programming and debugging requires less than 10% of the time needed for assembly language. The PL/M compiler is written in Fortran IV for time-share, and needs little or no alteration for most general purpose computers.

IntellecTM8 Development Systems provide flexible, inexpensive, and simplified methods for OEM product development. They use RAM for program storage instead of ROM, making program loading and modification easier. The Intellec features are:

- Display and Control Console
- Standard DMA channel
- Standard software package
- Expandable memory and I/O
- TTY interface
- PROM programming capability

The Intellec control panel is used for system monitoring and debugging. These features and the many standard Intellec modules add up to faster turn around and reduced costs for your product development.

And, There's More

Intel's Microcomputer Systems Group continues to develop new design aids that make microcomputer systembuilding easier. They will provide assistance in every phase of your program development.

For additional information:

Microcomputer Systems Group INTEL Corporation 3065 Bowers Avenue Santa Clara, California 95051 Phone (408) 246-7501

int_el° d_elivers.


8008 8 Bit Parallel Central Processor Unit

The 8008 is a complete computer system central processor unit which may be interfaced with memories having capacities up to 16K bytes. The processor communicates over an 8-bit data and address bus and uses two leads for internal control and four leads for external control. The CPU contains an 8-bit parallel arithmetic unit, a dynamic RAM (seven 8-bit data registers and an 8x14 stack), and complete instruction decoding and control logic.

Features

- 8-Bit Parallel CPU on a Single Chip
- 48 Instructions, Data Oriented
- Complete Instruction Decoding and Control Included
- Instruction Cycle Time 12.5 μs with 8008-1 or 20 μs with 8008
- TTL Compatible (Inputs, Outputs and Clocks)
- Can be used with any type or speed semiconductor memory in any combination

- Directly addresses 16K x 8 bits of memory (RAM, ROM, or S.R.)
- Memory capacity can be indefinitely expanded through bank switching using I/O instructions
- Address stack contains eight 14-bit registers (including program counter) which permit nesting of subroutines up to seven levels
- Contains seven 8-bit registers
- Interrupt Capability
- Packaged in 18-Pin DIP



intellec A NEW, EASY AND INEXPENSIVE WAY TO DEVELOP MICROCOMPUTER SYSTEMS

DD##BEDD DE#CUPUE

From Intel, the people who invented the microcomputer, comes a new, inexpensive and easy way to develop OEM microcomputer systems. The widespread usage of low-cost microcomputers is made possible by Intel's MCS-4 four bit, and MCS-8 eight bit, microcomputer sets. To make it easier to use these microcomputer sets, Intel now offers complete 4-bit and 8-bit modular microcomputer development systems called intellec 4 and Intellec 8. The intellec modular microcomputers are self-contained expandable systems complete with central processor, memory, I/O, crystal clock, TTY interface, power supplies, standard software, and a control and display console.

The Intellec microcomputer development systems feature:

- 4-bit and 8-bit parallel processor systems
- Program development using RAMS for easier loading and modification
- Standard DMA channel
- Standard software package
- Crystal controlled clocks
- Expandable memory and I/O
- Control panel for system monitoring and program debugging
- PROM programming capability
- Less time and cost for microcomputer systems development

The Intellec 8 is an eight-bit modular microcomputer development system with 5K bytes of memory. ex-

pandable to 16K bytes. At the heart of this system is the Intel 8008 CPU chip which has a repertoire of 48 instructions, seven working registers, an eight level address stack, interrupt capability and direct address capability to 16K bytes of memory.

The Intellec 4 is a four-bit modular microcomputer development system with 5K bytes of program memory. At the heart of this system is the Intel 4004 CPU chip with a repertoire of 45 instructions, sixteen working registers, a four level address stack, and the capability of directly addressing over 43K bits of memory.

Standard Microcomputer Modules. The individual modules used to develop the 4-bit and 8-bit microcomputer systems are also available as off-the-shelf microcomputer building blocks. These include 4-bit and 8-bit CPU modules, I/O Modules, PROM Programmer Modules, Data Storage Modules, Control Modules, a Universal OEM Module and other standard modules for expanding the Intellec systems or developing pre-production systems.

With these modules you can tailor the components to your specific microcomputer needs, buying as little or as much as you need to do the job.

Write for complete details on the Intellec modular microcomputer development systems. They will be available in 120 days, but plan now. Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051 (408) 246-7501.



Ad Reprint, June 1973


See Appendix VI

CONTENTS

Page	No.

I .	Introduction	3
П.	Processor Timing	4
	A. State Control Coding	4
	B. Timing	4
	C. Cycle Control Coding	5
111.	Basic Functional Blocks	7
	A. Instruction Register and Control	7
	B. Memory , ,	7
	C. Arithmetic/Logic Unit	7
	D. I/O Buffer	7
IV.	Basic Instruction Set	8
	A. Data and Instruction Formats	8
	B. Summary of Processor Instructions ,	8
	C. Complete Functional Definition	10
•	D. Internal Processor Operation	15
v .	Processor Control Signals	18
•.	A, Interrupt Signal	18
	B. Ready Signal	20
VI.	Electrical Specifications	21
¥1.	A, DC and Operating Characteristics	22
	B. AC Characteristics	23
	C. Timing Diagram	23
	D. Typical DC Characteristics	23
	E. Typical AC Characteristics	23
VII.	The SIM8-01 – An MCS-8 Micro Computer	24
	A. SIM8-01 Specifications	25
	B. SIM8-01 Schematic	26 28
	C. System Description	28 29
	D. Normal Operation	29 31
	E. SIM8-01 Pin Description	
VUI.	MCS-8 PROM Programming System	33
	A. General System Description and Operating Instructions	33
	B. MP7-03 PROM Programmer	39
	C. Programming System Interconnection	40
IX.	Micro Computer Program Development	44
	A, MCS-8 Software Library	44
	B. Development of a Microcomputer System	46
	C. Execution of Programs from RAM on SIM8-01 Using	
	Memory Loader Control Programs	47
Х,	MCB8-10 Microcomputer Interconnect and Control Module,	49
XI.	Appendices	56
	I. SIM8 Hardware Assembler	56
	II. MCS-8 Software Package – Assembler	71
	A. Assembler Specifications	71
	B. Tymshare Users Guide for Assembly	81
	C. General Electric Users Guide for Assembly	81
	D. Sample Program Assembly	82
	III. MCS-8 Software Package - Simulator	84
	A. Introduction	84
	B. Basic Elements	84
	C. INTERP/8 Commands	84
	D. I/O Formatting Commands	88
	E. Error Messages	89
	F. Examples	90
	IV. Teletype Modifications for SIM8-01	95
	V. Programming Examples	98
	A. Sample Program to Search a String of Characters	98 -
	8. Teletype and Tape Reader Control Program	99
	C. Memory Chip Select Decodes and Output Test Program	99
	D. RAM Test Program ,	99
	E. Bootstrap Loader Program	100
	VI. Intellec 8, Bare Bones 8, and Microcomputer Modules	103
XII.	Ordering Information	124
	A. Sales Offices	124
	B. Distributors	125
	C. Ordering Information/Packaging information	126

NOTICE: The circuits contained herain are suggested applications only. Intel Corporation makes no warranties whatsoever with respect to the completeness, accuracy, patent or copyright status, or applicability of the circuits to a user's requirements. The user is cautioned to check these circuits for applicability to his specific situation prior to use. The user is further cautioned that in the event a patent or copyright claim is made against him as a result of the use of these circuits. Intel shall have no liability to user with respect to any such claim.



8008 Photomicrograph With Pin Designations

I. INTRODUCTION

The 8008 is a single chip MOS 8-bit parallel central processor unit for the MCS-8 micro computer system. A micro computer system is formed when the 8008 is interfaced with any type or speed standard semiconductor memory up to 16K 8-bit words. Examples are INTEL's 1101, 1103, 2102 (RAMs), 1302, 1602A, 1702A (ROMs), 1404, 2405 (Shift Registers).

The processor communicates over an 8-bit data and address bus $(D_0 \text{ through } D_7)$ and uses two input leads (READY and INTERRUPT) and four output leads $(S_0, S_1, S_2 \text{ and Sync})$ for control. Time multiplexing of the data bus allows control information, 14 bit addresses, and data to be transmitted between the CPU and external memory.

This CPU contains six 8-bit data registers, an 8-bit accumulator, two 8-bit temporary registers, four flag bits, and an 8-bit parallel binary arithmetic unit which implements addition, subtraction, and logical operations. A memory stack containing a 14-bit program counter and seven 14-bit words is used internally to store program and subroutine addresses. The 14-bit address permits the direct addressing of 16K words of memory (any mix of RAM, ROM or S.R.).

The control portion of the chip contains logic to implement a variety of register transfer, arithmetic control, and logical instructions. Most instructions are coded in one byte (8 bits); data immediate instructions use two bytes; jump instructions utilize three bytes. Operating with a 500kHz clock, the 8008 CPU executes non-memory referencing instructions in 20 microseconds. A selected device, the 8008-1, executes non-memory referencing instructions in 12.5 microseconds when operating from an 800kHz clock.

All inputs (including clocks) are TTL compatible and all outputs are low-power TTL compatible.

The instruction set of the 8008 consists of 48 instructions including data manipulation, binary arithmetic, and jump to subroutine.

The normal program flow of the 8008 may be interrupted through the use of the "INTERRUPT" control line. This allows the servicing of slow I/O peripheral devices while also executing the main program.

The "READY" command line synchronizes the 8008 to the memory cycle allowing any type or speed of semiconductor memory to be used.

STATE and SYNC outputs indicate the state of the processor at any time in the instruction cycle.

II. PROCESSOR TIMING

The 8008 is a complete central processing unit intended for use in any arithmetic, control, or decisionmaking system. The internal organization is centered around an 8-bit internal data bus. All communication within the processor and with external components occurs on this bus in the form of 8-bit bytes of address, instruction or data. (Refer to the accompanying block diagram for the relationship of all of the internal elements of the processor to each other and to the data bus.) For the MCS-8 a logic "1" is defined as a high level and a logic "0" is defined as a low level.

A. State Control Coding

The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals S_0 , S_1 , and S_2 , along with SYNC inform the peripheral circuitry of the state of the processor. A table of the binary state codes and the designated state names is shown below.

S ₀	S ₁	S ₂	STATE
0	1	0	T 1
0	1	1	T1I
) 0	0	1	T2
0	0	0	WAIT
1	0	0	Т3
1	1	0	STOPPED
1	1	1	T4
1	0	1	Т5

B. Timing

Typically, a machine cycle consists of five states, two states in which an address is sent to memory (T1 and T2), one for the instruction or data fetch (T3), and two states for the execution of the instruction (T4 and T5). If the processor is used with slow memories, the READY line synchronizes the processor with the memories. When the memories are not available for either sending or receiving data, the processor goes into the WAIT state. The accompanying diagram illustrates the processor activity during a single cycle.




Figure 1. Basic 8008 Instruction Cycle

The receipt of an INTERRUPT is acknowledged by the T11. When the processor has been interrupted, this state replaces T1. A READY is acknowledged by T3. The STOPPED state acknowledges the receipt of a HALT instruction.

Many of the instructions for the 8008 are multi-cycle and do not require the two execution states, T4 and T5. As a result, these states are omitted when they are not needed and the 8008 operates asynchronously with respect to the cycle length. The external state transition is shown below. Note that the WAIT state and the STOPPED may be indefinite in length (each of these states will be 2n clock periods). The use of READY and INTERRUPT with regard to these states will be explained later.




Figure 2. CPU State Transition Diagram

C. Cycle Control Coding

As previously noted, instructions for the 8008 require one, two, or three machine cycles for complete execution. The first cycle is always an instruction fetch cycle (PCI). The second and third cycles are for data reading (PCR), data writing (PCW), or I/O operations (PCC).

The cycle types are coded with two bits, D_6 and D_7 , and are only present on the data bus during T2.

D ₆	D ₇	CYCLE	FUNCTION
0	0	PCI	Designates the address is for a memory read (first byte of instruction).
0	1	PCR	Designates the address is for a memory read data (additional bytes of instruction or data).
- 1	0	PCC	Designates the data as a command I/O operation.
1	1	PCW	Designates the address is for a memory write data.




Figure 3. 8008 Block Diagram

σ,

III. BASIC FUNCTIONAL BLOCKS

The four basic functional blocks of this Intel processor are the instruction register, memory, arithmeticlogic unit, and I/O buffers. They communicate with each other over the internal 8-bit data bus.

A. Instruction Register and Control

The instruction register is the heart of all processor control. Instructions are fetched from memory, stored in the instruction register, and decoded for control of both the memories and the ALU. Since instruction executions do not all require the same number of states, the instruction decoder also controls the state transitions.

B. Memory

Two separate dynamic memories are used in the 8008, the pushdown address stack and a scratch pad. These internal memories are automatically refreshed by each WAIT, T3, and STOPPED state. In the worst case the memories are completely refreshed every eighty clock periods.

1. Address Stack

The address stack contains eight 14-bit registers providing storage for eight lower and six higher order address bits in each register. One register is used as the program counter (storing the effective address) and the other seven permit address storage for nesting of subroutines up to seven levels. The stack automatically stores the content of the program counter upon the execution of a CALL instruction and automatically restores the program counter upon the execution of a RETURN. The CALLs may be nested and the registers of the stack are used as last in/first out pushdown stack. A three-bit address pointer is used to designate the present location of the program counter. When the capacity of the stack is exceeded the address pointer recycles and the content of the lowest level register is destroyed. The program counter is incremented immediately after the lower order address bits are sent out. The higher order address bits are sent out at T2 and then incremented if a carry resulted from T1. The 14-bit program counter provides direct addressing of 16K bytes of memory. Through the use of an I/O instruction for bank switching, memory may be indefinitely expanded.

2. Scratch Pad Memory or Index Registers

The scratch pad contains the accumulator (A register) and six additional 8-bit registers (B, C, D, E, H, L). All arithmetic operations use the accumulator as one of the operands. All registers are independent and may be used for temporary storage. In the case of instructions which require operations with a register in external memory, scratch pad registers H & L provide indirect addressing capability; register L contains the eight lower order bits of address and register H contains the six higher order bits of address (in this case bit 6 and bit 7 are "don't cares").

C. Arithmetic/Logic Unit (ALU)

All arithmetic and logical operations (ADD, ADD with carry, SUBTRACT, SUBTRACT with borrow, AND, EXCLUSIVE OR, OR, COMPARE, INCREMENT, DECREMENT) are carried out in the 8-bit parallel arithmetic unit which includes carry-look-ahead logic. Two temporary resisters, register "a" and register "b", are used to store the accumulator and operand for ALU operations. In addition, they are used for temporary address and data storage during intra-processor transfers. Four control bits, carry flip-flop ^(c), zero flip-flop ^(z), sign flip-flop ^(s), and parity flip-flop ^(p), are set as the result of each arithmetic and logical operation. These bits provide conditional branching capability through CALL, JUMP, or RETURN on condition instructions. In addition, the carry bit provides the ability to do multiple precision binary arithmetic.

D. I/O Buffer

This buffer is the only link between the processor and the rest of the system. Each of the eight buffers is bi-directional and is under control of the instruction register and state timing. Each of the buffers is low power TTL compatible on the output and TTL compatible on the input.

IV. BASIC INSTRUCTION SET

The following section presents the basic instruction set of the 8008.

A. Data and Instruction Formats

Data in the 8008 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

D7	D ₆	D5	D4	D3	D2	D	DO
		D	ATA	W	ORD)	

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions		TYPICAL INSTRUCTIONS
D7 D6 D5 D4 D3 D2 D1 D0	OP CODE	Register to register, memory reference, I/O arithmetic or logical, rotate or
Two Byte Instructions		return instructions
D7 D6 D5 D4 D3 D2 D1 D0	OP CODE	
D7 D6 D5 D4 D3 D2 D1 D0	OPERAND	Immediate mode instructions
Three Byte Instructions		
$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$	OP CODE	
07 06 05 04 03 02 01 00	LOW ADDRESS	JUMP or CALL instructions
X X D ₅ D ₄ D ₃ D ₂ D ₁ D ₈	HIGH ADDRESS*	*For the third byte of this instruction, D_6 and D_7 are "don't care" bits.

For the MCS-8 a logic "1" is defined as a high level and a logic "0" is defined as a low level.

B. Summary of Processor Instructions

Index Register Instructions

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flipflops except the carry.

	MINIMUM		H	NST	RUG	CTIO	N CO	DE		
	STATES REQUIRED		ל ^D 6	0	°5 C	4 ^D 3	Þ	2 0	¹ D(DESCRIPTION OF OPERATION
(1) _{Lr1/2}	(5)	1	1) [D	S	S	S	Load index register r1 with the content of index register r2.
(2) _{LrM}	(8)	1	1	0) (Ð	1	1	1	Load index register r with the content of memory register M.
LMr	(7)	1	1	1	1	1	Ś	Ŝ	S	Load memory register M with the content of index register r.
(3) _{Lrl}	(8)	Q	0	C) (D	1	1	0	Load index register r with data B B.
		B	в	8	B	B	8	В	В	
LMI	(9)	0	0	1	1	1	1	1	0	Load memory register M with data B B.
		B	в	B	6	В	6	8	8	
INr	(5)	0	0	C) 0	D	0	0	0	Increment the content of index register r (r \neq A).
DCr	(5)	0	0	E		D	0	0	1	Decrement the content of index register $r (r \neq A)$.

Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

ADr	(5)	Т	1	Ő	0	0	0	Ş	Ş		Ş.	Add the content of index register r, memory register M, or data
ADM	(8)		1	0	0	0	0	1	1		1	BB to the accumulator, An overflow (carry) sets the carry
ADI	(8)		Ď	0	0	0	0	1	0		0	flip-flop,
			Э	в	В	8	B	8	8	I	B	
ACr	(5)	·	1	0	0	0	1	S	S		S	Add the content of index register r, memory register M, or data
ACM	(8)	1	1	0	0	0	1	1	1		1	B B to the accumulator with carry, An overflow (carry)
ACI	(8)		2	0	0	0	1	1	Ó		0	sets the carry flip-flop,
		1	в	8	8	В	в	в	B		B	
SUr	(5)	1	1	0	0	1	0	S	S		S	Subtract the content of index register r, memory register M, or
SUM	(8)		1	0	Ó	1	Q	1	1		1	data B B from the accumulator. An underflow (borrow)
SUI	(8)	1)	0	0	1	0	1	0		0	sets the carry flip-flop.
			3	8	В	в	В	B	8		B	
SBr	(5)	Ţ	1	0	0	1	1	S	S		S	Subtract the content of index register r, memory register M, or data
SBM	(8)	1	1	0	Ö	1	1	1	1		1	data B B from the accumulator with borrow. An underflow
SBI	(8)	1	2	0	0	1	1	1	0		0	(borrow) sets the carry flip-flop.
			в	B	8	B	в	8	8		в	

MINIMUM		IN	STRUCTION	CODE			
MNEMONIC	STATES	D7D6	$D_5 D_4 D_3$	D ₂ D ₁ D ₀	DESCRIPTION OF OPERATION		
	REQUIRED						
NDr	(5)	10	100	S S S	Compute the logical AND of the content of index register r,		
NDM	(8)	10	100	1 1 1	memory register M, or data B B with the accumulator.		
NDI	(8)	00	100	100	-		
		B B	<u> </u>	<u>B 8 B</u>			
<u>X</u> Rr	(5)	10	101_	SSS	Compute the EXCLUSIVE OR of the content of index register		
XRM	(8)	10	101	1 1 1	r, memory register M, or data B B with the accumulator.		
XRI	(8)	00	101	100			
		BB	8 B B	ввв			
ORr	(5)	10	1 1 0	SSS	Compute the INCLUSIVE OR of the content of index register		
ORM	(8)	10	110	111	r, memory register m, or data B B with the accumulator .		
ORI	(8)	00	1 1 0	·1 0 0			
		ВВ	BBB	BBB			
CPr	(5)	10	1 1 1	SSS	Compare the content of index register r, memory register M,		
СРМ	(8)	10	1 1 1	1 1 1	or data B B with the accumulator. The content of the		
CPI	(8)	00	11 1	100	accumulator is unchanged.		
		BB	ввв	8 B B			
RLC	(5)	00	0 0 0	010	Rotate the content of the accumulator left,		
RRC	(5)	00	001	010	Rotate the content of the accumulator right.		
RAL	(5)	00	010	0 1 0	Rotate the content of the accumulator left through the carry.		
BAR	(5)	0 0	011	0 1 0	Rotate the content of the accumulator right through the carry.		

Program Counter and Stack Control Instructions

(4) JMP	(14)				
JMP	(11)	0 1	XXX	100	Unconditionally jump to memory address $B_3 \dots B_3 B_2 \dots B_2$.
		B2 B2	B2 B2 B2	B2 B2 B2	
		XX	B3B3B3	B3 B3 B3	
(5) _{JFc}	(9 or 11)	0 1	0 C4 C3	0 0 0	Jump to memory address $B_3 \dots B_3 B_2 \dots B_2$ if the condition
		B ₂ B ₂	B2 B2 B2	82 B2 B2	flip-flop c is false. Otherwise, execute the next instruction in sequence.
		XX	B3 B3 B3	83 B3 B3	
JTc	(9 or 11)	0 1	1 C4C3	000	Jump to memory address B3B3B2B2 if the condition
	-	B2 B2	B2 B2 B2	B2 B2 B2	flip-flop c is true. Otherwise, execute the next instruction in sequence,
		x x	B3 B3 B3	83 83 83	
CAL	(11)	0 1	XXX	1 1 0	Unconditionally call the subroutine at memory address B3
		B7 B7	B2 B2 B2	B2 B2 B2	
		x x	83 83 83	B3 B3 B3	
CFc	(9 or 11)	0 1	0 C4 C3	0 1 0	Call the subroutine at memory address B3 B3B2 B2 if the
		B2 B2	B2 B2 B2	82 B2 B2	condition flip-flop c is false, and save the current address (up one
		XX	83 B3 B3	B3 B3 B3	level in the stack.) Otherwise, execute the next instruction in sequence.
СТс	(9 or 11)	0 1	1 C4 C3	0 1 0	Call the subroutine at memory address B3 B3B2 B2 if the
		B ₂ B ₂	B2 B2 B2	B2 B2 B2	condition flip-flop c is true, and save the current address (up one
		XX	B3 B3 B3	83 83 8 3	level in the stack), Otherwise, execute the next instruction in sequence.
RET	(5)	0 0	XXX	1 1 1	Unconditionally return (down one level in the stack),
RFc	(3 or 5)	0 0	0 C4C3	0 1 1	Return (down one level in the stack) if the condition flip-flop c is
			•••		faise. Otherwise, execute the next instruction in sequence.
RTc	(3 or 5)	00	1 C4 C3	0 1 1	Return (down one level in the stack) if the condition flip-flop c is
					true. Otherwise, execute the next instruction in sequence.
RST	(5)	00	AAA	101	Call the subroutine at memory address AAA000 (up one level in the stac
nput/Outpu	t Instructions				
INP	(8)	0 1	0 0 M	M M 1	Read the content of the selected input port (MMM) into the

INP	(8)	0 1	0 0 M	M M 1	Read the content of the selected input port (MMM) into the
İ					accumulator,
OUT	(6)	0 1	RRM	M M 1	Write the content of the accumulator into the selected output
 					port (RRMMM, RR ≠ 00).

Machine Instruction

HLT	(4)	00	000	0 0 X	Enter the STOPPED state and remain there until interrupted.
HLT	(4)	1 1	1 1 1	111	Enter the STOPPED state and remain there until interrupted.
NOTES					

NOTES:

 SSS = Source Index Register
 These registers, r, are designated A(accumulator-000),

 DDD = Destination Index Register
 B(001), C(010), D(011), E(100), H(101), L(110).

 SSS = Source Index Register (1)

(2) Memory registers are addressed by the contents of registers H & L,

Additional bytes of instruction are designated by BBBBBBBB, (3)

(4) X = "Don't Care".

(5) Flag flip-flops are defined by C4C3: carry (OD-overflow or underflow), zero (O1-result is zero), sign (10-MSB of result is "1"), parity (11-parity is even).

C. Complete Functional Definition

The following pages present a detailed description of the complete 8008 Instruction Set.

Symbols	Meaning					
< 82>	Second byte of the instruction					
<b3></b3>	Third byte of the instruction					
r	One of the scratch pad register references: A, B, C, D, E, H, L					
с	One of the following flag flip-flop references: C, Z, S, P					
C4C3	Flag flip-flop codesCondition for True00carryOverflow, underflow01zeroResult is zero10signMSB of result is ''1''11parityParity of result is even					
М	Memory location indicated by the contents of registers H and L					
()	Contents of location or register					
۸	Logical product					
₩	Exclusive "or"					
v	Inclusive "or"					
Am	Bit m of the A-register					
STACK	Instruction counter (P) pushdown register					
Ρ	Program Counter					
-4-	Is transferred to					
XXX	A ''don't care''					
SSS	Source register for data					
DDD	Destination register for data					
	Register # Register Name (SSS or DDD)					
	000 A 001 B 010 C 011 D 100 E 101 H 110 L					
	<82> <b3> r c C₄C₃ M () A ∀ V A_m STACK P ✓ XXX SSS</b3>					

INDEX REGISTER INSTRUCTIONS

LOAD DATA TO INDEX REGISTERS - One Byte

Data may be loaded into or moved between any of the index registers, or memory registers.

Lr ₁ r ₂ (one cycle – PCI)	11	DDD	SSS	(r_1) + (r_2) Load register r_1 with the content of r_2 . The content of r_2 remains unchanged. If SSS=DDD, the instruction is a NOP (no operation).
LrM (two cycles — PCI/PCR)	11	DDD	111	(r)→(M) Load register r with the content of the memory location addressed by the contents of registers H and L. (DDD≠111 — HALT instr.)
LMr (two cycles — PCI/PCW)	11	111	SSS	(M)+(r) Load the memory location addressed by the contents of registers H and L with the content of register r. (SSS≠111 – HALT instr.)

LOAD DATA IMMEDIATE - Two Bytes

A byte of data immediately following the instruction may be loaded into the processor or into the memory

Lrl (two cycles – PCI/PCR)	00 DDD 110 <b<sub>2></b<sub>	(r) \leftarrow <b<sub>2> Load byte two of the instruction into register r.</b<sub>
LMI (three cycles – PCI/PCR/PCW)	00 111 110 <b<sub>2></b<sub>	(M) \leftarrow <b<sub>2> Load byte two of the instruction into the memory location addressed by the contents of registers H and L.</b<sub>
INCREMENT INDEX	REGISTER - One Byte	
INr	00 DDD 000	(r) - (r)+1. The content of register r is incremented t

(r) — (r)+1. The content of register r is incremented by one. All of the condition flip-flops except carry are affected by the result. Note that DDD \neq 000 (HALT instr.) and DDD \neq 111 (content of memory may not be incremented).

DECREMENT INDEX	REGIST	ER - (One Byte
DCr (one cycle – PCI)	00	DDD	001
(one cycle – PCI)			

(r)-(r)-1. The content of register r is decremented by one. All of the condition flip-flops except carry are affected by the result. Note that DDD \neq 000 (HALT instr.) and DDD \neq 111 (content of memory may not be decremented).

ACCUMULATOR GROUP INSTRUCTIONS

Operations are performed and the status flip-flops, C, Z, S, P, are set based on the result of the operation. Logical operations (NDr, XRr, ORr) set the carry flip-flop to zero. Rotate operations affect only the carry flip-flop. Two's complement subtraction is used.

ALU INDEX REGISTER INSTRUCTIONS — One Byte

(one cycle – PCI)

(one cycle – PCI)

Index Register operations are carried out between the accumulator and the content of one of the index registers (SSS=000 thru SSS=110). The previous content of register SSS is unchanged by the operation.

ADr	10 000) SSS	(A)+(A)+(r) Add the content of register r to the content of register A and place the result into register A.
ACr	10 001	I SSS	(A)-(A)+(r)+(carry) Add the content of register r and the contents of the carry flip-flop to the content of the A register and place the result into Register A.
SUr	10 010) SSS	(A)— (A) — (r) Subtract the content of register r from the content of register A and place the result into register A. Two's complement subtraction is used.

ACCUMULATOR GROUP INSTRUCTIONS - Cont'd.

SBr	10 011	SSS	(A)-(A)-(r)-(borrow) Subtract the content of register r and the content of the carry flip-flop from the content of register A and place the result into register A.
NDr	10 100	SSS	(A)→ (A) ∧ (r) Place the logical product of the register A and register r into register A.
XRr	10 101	SSS	(A) \leftarrow (A) \forall (r) Place the "exclusive - or" of the content of register A and register r into register A.
ORr	10 110	SSS	(A)+(A)V(r) Place the "inclusive - or" of the content of register A and register r into register A.
CPr	10 111	SSS	(A)-(r) Compare the content of register A with the content of register r. The content of register A remains unchanged. The flag flip-flops are set by the result of the subtraction. Equality (A=r) is indicated by the zero flip-flop set to "1". Less than (A <r) is<="" td=""></r)>

indicated by the carry flip-flop, set to "1".

ALU OPERATIONS WITH MEMORY - One Byte

(two cycles - PCI/PCR)

Arithmetic and logical operations are carried out between the accumulator and the byte of data addressed by the contents of registers H and L.

ADM	10 000	111	(A)+-(A)+(M) ADD
ACM	10 001	111	(A)+-(A)+(M)+(carry) ADD with carry
SUM	10 010	111	(A)+-(A)-(M) SUBTRACT
SBM	10 011	111	(A)+-(A)(M)(borrow) SUBTRACT with borrow
NDM	10 100	111	(A)(A)∧(M) Logical AND
XRM	10 101	111	(A) + (A) ∀ (M) Exclusive OR
ORM	10 110	111	(A)+-(A)V(M) Inclusive OR
CPM	10 111	111	(A)-(M) COMPARE

ALU IMMEDIATE INSTRUCTIONS - Two Bytes

(two cycles -PCI/PCR)

Arithmetic and logical operations are carried out between the accumulator and the byte of data immediately following the instruction.

ADI	 000 B ₂ >	100	(A) +- (A)+ <b₂> ADD</b₂>
ACI	 001 :B ₂ >	100	(A) (A)+ <b<sub>2>+(carry) ADD with carry</b<sub>
SUI	010 B ₂ >	100	(A) ∢ (A)– <b₂> SUBTRACT</b₂>
SBI	 011 :B ₂ >	100	(A) ← (A) – <b<sub>2> –(borrow) SUBTRACT with borrow</b<sub>
NDI	100 :B ₂ >	100	(A) ⊷ (A)∧ <b₂> Logical AND</b₂>
XRI	101 :B ₂ >	100	(A) + (A) V <b₂> Exclusive OR</b₂>
ORI	 110 (B ₂ >	100	(A) ← (A)V <b₂> Inclusive OR</b₂>
CPI	 111 <b<sub>2></b<sub>	100	(A)— <b<sub>2> COMPARE</b<sub>

ROTATE INSTRUCTIONS – One Byte

(one cycle – PCI)

The accumulator content (register A) may be rotated either right or left, around the carry bit or through the carry bit. Only the carry flip-flop is affected by these instructions; the other flags are unchanged.

RLC	00 000 010	$A_{m+1} - A_m$, $A_0 - A_7$, (carry) - A_7 Rotate the content of register A left one bit. Rotate A_7 into A_0 and into the carry flip-flop.
RRC	00 001 010	$A_m - A_{m+1}$, $A_7 - A_0$, (carry) - A_0 Rotate the content of register A right one bit. Rotate A_0 into A_7 and into the carry flip-flop.
RAL	00 010 010	$A_{m+1} - A_m, A_0 - (carry), (carry) - A_7$ Rotate the content of Register A left one bit. Rotate the content of the carry flip-flop into A_0 . Rotate A_7 into the carry flip-flop.
RAR	00 011 010	$A_m + A_{m+1}, A_7 + (carry), (carry) + A_0$ Rotate the content of register A right one bit. Rotate the content of the carry flip-flop into A_7 . Rotate A_0 into the carry flip-flop.

PROGRAM COUNTER AND STACK CONTROL INSTRUCTIONS

JUMP INSTRUCTIONS - Three Bytes

(three cycles – PCI/PCR/PCR)

Normal flow of the microprogram may be altered by jumping to an address specified by bytes two and three of an instruction.

JMP (Jump Unconditionally)	01	XXX <b<sub>2> <b<sub>3></b<sub></b<sub>	100
JFc (Jump if Condition False)	01	Ŷ	000
JTc (Jump if Condition True)	01	1C ₄ C ₃ <b<sub>2> <b<sub>3></b<sub></b<sub>	000

 $(P) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Jump unconditionally to the instruction located in memory location addressed by byte two and byte three.

If (c) = 0, (P)--<B₃><B₂>. Otherwise, (P) = (P)+3. If the content of flip-flop c is zero, then jump to the instruction located in memory location $\langle B_3 \rangle \langle B_2 \rangle$; otherwise, execute the next instruction in sequence.

If (c) = 1, (P) $\leftarrow \langle B_3 \rangle \langle B_2 \rangle$. Otherwise, (P) = (P)+3. If the content of flip-flop c is one, then jump to the instruction located in memory location $\langle B_3 \rangle \langle B_2 \rangle$; otherwise, execute the next instruction in sequence.

CALL INSTRUCTIONS – Three Bytes

(three cycles – PCI/PCR/PCR)

Subroutines may be called and nested up to seven levels


Subroutines may be car	led a	na nestea	up to s	even tevels.
CAL (Call subroutine Unconditionally)	01	XXX <b<sub>2> <b<sub>3></b<sub></b<sub>	110	(Stack)-(P), (P)-(B ₃ > (B ₂). Shift the content of P to the pushdown stack. Jump unconditionally to the instruction located in memory location addressed by byte two and byte three.
CFc (Call subroutine if Condition False)	01	0C ₄ C ₃ < B ₂ > < B ₃ >	010	If (c) = 0, (Stack) \leftarrow (P), (P) \leftarrow $<$ B ₃ > <b<sub>2>. Otherwise, (P) = (P)+3. If the content of flip-flop c is zero, then shift contents of P to the pushdown stack and jump to the instruction located in memory location<b<sub>3><b<sub>2>; otherwise, execute the next instruction in sequence.</b<sub></b<sub></b<sub>
CTc (Call subroutine if Condition True)	01	1C ₄ C ₃ <b<sub>2> <b<sub>3></b<sub></b<sub>	010	If (c) = 1, (Stack)-(P), (P)-(B ₃) < B ₂). Otherwise, (P) = (P)+3. If the content of flip-flop c is one, then shift contents of P to the pushdown stack and jump to the instruction located in memory location(B ₃) < B ₂); otherwise, execute the next instruction in sequence.

In the above JUMP and CALL instructions $\langle B_2 \rangle$ contains the least significant half of the address and $\langle B_3 \rangle$ contains the most significant half of the address. Note that D_6 and D_7 of $\langle B_3 \rangle$ are "don't care" bits since the CPU uses fourteen bits of address.


RETURN INSTRUCTIO (one cycle - PCI)	NS –	One By	/te		
A return instruction r RET		e used te XXX		a subroutine; the stack is popped-up one level at a time. (P)+-(Stack). Return to the instruction in the memory location addressed by the last value shifted into the pushdown stack. The stack pops up one level.	
RFc (Return Condition False)	00	0C ₄ C ₃	011	If (c) = 0, (P)+(Stack); otherwise, (P) = (P)+1. If the content of flip-flop c is zero, then return to the instruction in the memory location addressed by the last value inserted in the pushdown stack. The stack pops up one level. Otherwise, execute the next instruction in sequence.	
RTc (Return Condition True)	00	1C₄C₃	011	If (c) = 1, (P)-(Stack); otherwise, (P) = (P)+1. If the content of flip-flop c is one, then return to the instruction in the memory location addressed by the last value inserted in the pushdown stack. The stack pops up one level. Otherwise, execute the next instruction in sequence.	
RESTART INSTRUCTI (one cycle – PCI) The restart instruction				n eight specified locations of page 0, the first 256 instruction	
words.					
RST	00	ΑΑΑ	101	(Stack)+(P),(P)+(000000 00AAA000) Shift the contents of P to the pushdown stack. The content, AAA, of the instruction register is shifted into bits 3 through 5 of the P-counter. All other bits of the P-counter are set to zero. As a one- word "call", eight eight-byte subroutines may be accessed in the lower 64 words of memory.	
		(510)		•	
INPUT/OUTPUT INSTRUCTIONS					
(two cycles – PCI/PC Eight input devices n		referen	ced by the	input instruction	
INP	01		MM1	(A)-(input data lines). The content of register A is made available to external equipment at state T1 of the PCC cycle. The content of the instruction register is made available to external equipment at state T2 of the PCC cycle. New data for the accumulator is loaded at T3 of the PCC cycle. MMM denotes input device number. The content of the condition flip-flops, S,Z,P,C, is output on D_0 , D_1 , D_2 , D_3 respectively at T4 on the PCC cycle.	
Twenty-four output dev	rices m	iay be re	eferenced by	the output instruction.	
OUT	01	I BRM		(Output data lines)+(A). The content of register A is made available to external equipment at state T1 and the content of the instruction register is made available to external equipment at state T2 of the PCC cycle. RRMMM denotes output device number (RR \neq 00).	
	0		MACHINE	INSTRUCTION	
HALT INSTRUCTION (one cycle – PCI)	– Une	e oyte			
HLŤ	00	000 or	00X	On receipt of the Halt Instruction, the activity of the processor is immediately suspended in the STOPPED	
	11		111	state. The content of all registers and memory is un- changed. The P-counter has been updated and the internal dynamic memories continue to be refreshed.	

D. Internal Processor Operation

Internally the processor operates through five different states:




The 8008 is driven by two non-overlapping clocks. Two clock periods are required for each state of the processor. ϕ_1 is generally used to precharge all data lines and memories and ϕ_2 controls all data transfers within the processor. A SYNC signal (divide by two of ϕ_2) is sent out by the 8008. This signal distinguishes between the two clock periods of each state.



Processor Clocks

The figure below shows state transitions relative to the internal operation of the processor. As noted in the previous table, the processor skips unnecessary execution steps during any cycle. The state counter within the 8008 operates is a five bit feedback shift register with the feedback path controlled by the instruction being executed. When the processor is either waiting or stopped, it is internally cycling through the T3 state. This state is the only time in the cycle when the internal dynamic memories can be refreshed.



Transition State Diagram (Internal)

The following pages show the processor activity during each state of the execution of each instruction.

INTERNAL PROCESSOR OPERATION

INDEX REGISTER INSTRUCTIONS

INST	RUCTION C	ODING	OPERATION	# OF STATES TO EXECUTE			MEMORY CYCL	E ONE (1)	
0 ₇ 0 ₆	D5 04 03	D ₂ D ₁ D ₀	OFERATION	INSTRUCTION	T1 (2)	T2	тз	T4 (3)	Ť5
1 1	DDD	S S S	Lr112	5	PCLOUT (4)	PCHOUT	FETCH INSTR.(5) TO IR & REG, b	SSS TO REG. b (6)	REG, 6 TO DOD
1 1	DDD	1 1 1	LrM	8	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG, b	(7)	·····
1 1	1 1 1	\$ 5 5	LMr	7	ΡΟ _L Ουτ	PCHOUT	FETCH INSTR, TO IR & REG, b	SSS TO REG, b	
0 0	DDO	1 1 0	Lrl	8	ΡCLOUT	PCHOUT	FETCH INSTR, TO IR & REG, b		
0 0	1 1 1	1 1 0	LMI	9	PCLOUT	PCHOUT	FETCH INSTR, TO IA & REG, b		
00	DDD	000	INr	5	РС _L ОUT	PCHOUT	FETCH INSTR, TO IR & REG, b	x	ADD OP - FLAGS AFFECTED
0 0	DDD	0 0 1	DCr	5	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b	x	SUB OP - FLAGS AFFECTED
ACCUN	ULATOR	GROUP INS	TRUCTIONS			L*		4 , <u></u>	
1 0	9 9 9	SSS	ALU OP r	5	PCLOUT	PCHOUT	FETCH INSTR, TO IR & REG, b	SSS TO REG, b	ALU OP - FLAGS AFFECTED
1 0	PPP	111	ALU OP M	8	PCLOUT	PCHOUT	FETCH INSTR, TO IR & REG, b		
0 0	PPP	100	ALU OP I	8	PCLOUT	PCHOUT	TO IN & REG. 5		
0 0	0 0 0	010	RLC	5	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG, b	×	ROTATE REG, A CARRY AFFECTED
0 0	001	0 1 0	ARC	5	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG, b	x	ROTATE REG. A
G 0	0 1 0	010	RAL	5	PCLOUT	PCHOUT	FETCH INSTR. TO IN & REG. 6	×	ROTATE REG. A
0 0	0 1 1	0 1 0	RAR	5	PCLOUT	PCHOUT	FETCH INSTR.	×	ROTATE REG. A
PROGR	AM COUN	TER AND S	TACK CONTR	I Rol Instructi	IONS		TO IR & REG. b	<u> </u>	CARRY AFFECTED
01	x x x	100	JMP	11	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. 5		
0 1	0 C C	000	JFc	9 or 11	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b		
01	1 C C	000	JTc	9 or 11	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. 6		
D 1	xxx	1 1 0	CAL	11	₽СГОЛ	PCHOUT	FETCH INSTR. TO IR & REG. 6	· · · · · · · · · · · · · · · · · · ·	
0 1	0 C C	0 1 0	CFc	9 or 11	PCLOUT	PCHOUT	FETCH INSTR,		
0 1	1 C C	0 1 0	СТс	9 or 11	PCLOUT	PCHOUT	TO IR & REG. b FETCH INSTR.	· · · · ·	·····
0 0	xxx	1 1 1	RET	5	PCLOUT	PCHOUT	FETCH INSTR.	POP STACK	×
0 0	0 C C	0 1 1	RFc	3 or 5	PCLOUT	PCHOUT	FETCH INSTR	POP STACK (13)	
0 0	1 C C	0 1 1	RTC	3 or 5	PCLOUT	PCHOUT	TO IR & REG. b FETCH INSTR.	POP STACK (13)	×
0 0	AAA	101	AST	5	PCLOUT	PCHOUT	TO IR & REG, b FETCH INSTR. TO REG, b AND PUSH STACK (0-REG, a)	REG. a TO PCH	REG, & TO PCL (14)
I/O INS	STRUCTIO	NS	1	L., .,		L	1 10-11 20. 01	L	
0 1	0 0 M	M M 1	INP	8	PCLOUT	PCHOUT	FETCH INSTR, TO IR & REG, b	· · · ·	
0 1	8 R M	M M 1	OUT	6	PCLOUT	PCHOUT	FETCH INSTR.	······································	······································
MACHI	NE INSTRI	UCTIONS	L	I	L	l	TO IR & REG. b	· ·	
0 0	000	0 0 X	HLT	4	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b		
			<u>ыт</u>	<u> </u>		POUDUT	& HALT (18)	i de la companya de Notas de la companya d	

NOTES:

1 #

1 1 1

1 1 1

The first memory cycle is always a PCI (instruction) cycle,
 Internally, states are defined as T1 through T5. In some cases more than one memory cycle is required to execute an instruction.
 Content of the internal data bus at T4 and T5 is available at the data bus. This is designed for testing purposes only.

HLT

4, Lower order address bits in the program counter are denoted

by PCL and higher order bits are designated by PCH. 5. During an instruction fetch the instruction comes from memory

to the instruction register and is decoded,

Temporary registers are used internally for arithmetic operations and data transfers (Register a and Register b.)
 These states are skipped.

i nig 1.

ы¢.

FETCH INSTR.

TO IR & REG, b

& HALT (18)

PCR cycle (Memory Read Cycle).
 "X" denotes an idia state.

10, PCW cycle (Memory Write Cycle).

11. When the JUMP is conditional and the condition fails, states T4 and T5 are skipped and the state counter advances to the next memory cycle.

4

PCLOUT

PCHOUT

	MEMORY	CYCLE TWO			MEMORY CYCLE THREE							
T1	т2	T3	T4 (3)	T5	T 1	Т2	тз	T4 (3)	Т5			
	n a guna h-mara Maraga guna h- Maraga guna h-											
REG, L OUT (8)	REG. H OUT	DATA TO REG, b		REG, b TO DDD				en al de les . Les enclos				
REG. L OUT (10)	REG, HOUT	REG, b TO OUT										
PCLOUT (8)	PCHOUT	DATA TO REG. b	1	REG. 6 TO DOD			an a					
PCLOUT (8)	PCHOUT	DATA TO REG, b		*	REG, L OUT(10)	REG, H OUT	REG. 6 TO OUT					
				y dang bertengan generati Ten dan sebagai sebagai sebagai sebagai sebagai sebagai sebagai sebagai sebagai sebag								

REG. L OUT (8)	REG. H OUT	DATA TO REG, b	•	ALU OP - FLAGS AFFECTED		
PCLOUT (8)	PCHOUT	DATA TO REG, b		ARITH OP - FLAGS AFFECTED		

PCLOUT (8)	PC _H OUT	LOWER ADD. TO REG, b		PCHOUT	HIGHER ADD. REG. a	REG. a TO PC _H	REG. b TO PCL
PCLOUT (8)	PCHOUT	LOWER ADD. TO REG, 5	 PCLOUT(8)	PCHOUT	HIGHER ADD, REG.a (11)	REG, a TO PC _H	REG, b TO PCL
PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b	 PCLOUT(8)	PCHOUT	HIGHER ADD. REG.a (11)	REG. a TO PC _H	REG, b TO PCL
PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. 6	 PCLOUT(8)	PCHOUL	HIGHER ADD. REG. a	REG. a TO PCH	REG. 5 TO PCL
PCLOUT (8)	PCHOUT	LOWER ADD, TO REG, b		PCHOUT	HIGHER ADD. REG.a {12}	REG. a TO PCH	REG. b TO PCL
PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. 6	 PCLOUT(8)	PCHOUT	HIGHER ADD. REG.a (12)	REG, a TO PC _H	REG. b TO PCL

T	REG. A	REG, b	DATA TO	COND #	REG. b	and the provides of the			
	то о 1 ⁽¹⁵⁾	TOOUT	REG, b	OUT (16)	TO REG. A		a de la composición d		the state of the s
	REG. A (15)	REG. b	x	· · · · · · ·		1			
Ŀ	<u>TO</u> DUT	<u>το ουτ</u>	(17)				a de la comune de la	al gentite	

- 12. When the CALL is conditional and the condition fails, states T4 and T5 are skipped and the state counter advances to 14 and 15 are skipped and the state counter advances to the next memory.cycle. If the condition is true, the stack is pushed at T4, and the lower and higher order address bytes are loaded into the program counter.
 13. When the RETURN condition is true, pop up the stack; otherwise, advance to next memory cycle skipping T4 and T5.
 14. Bits D3 through D5 are loaded into PCL and all other bits are set to zero; zeros are loaded into PCH.

15. PCC cycle (I/O Cycle).

- PCC cycle (I/O Cycle).
 The content of the condition flip-flops is available at the data bus: S at Do, Z at D 1, P at D2, C at D3, (D4 D7 all ones)
 A READY command must be supplied for the OUT operation to be completed, An idle T3 state is used and then the state counter advances to the next memory cycle.
 When a HALT command occurs, the CPU internally remains in the T3 state until an INTERRUPT is recognized. Externally, the STOPPED state is indicated.

V. PROCESSOR CONTROL SIGNALS

A. Interrupt Signal (INT)

1) INTERRUPT REQUEST

If the interrupt line is enabled (Logic "1"), the CPU recognizes an interrupt request at the next instruction fetch (PCI) cycle by outputting $S_0 S_1 S_2 = 011$ at T1I time. The lower and higher order address bytes of the program counter are sent out, but the program counter is not advanced. A successive instruction fetch cycle can be used to insert an arbitrary instruction into the instruction register in the CPU. (If a multi-cycle or multi-byte instruction is inserted, an interrupt need only be inserted for the first cycle.)

When the processor is interrupted, the system INTERRUPT signal must be synchronized with the leading edge of the ϕ_1 or ϕ_2 clock. To assure proper operation of the system, the interrupt line to the CPU must not be allowed to change within 200ns of the falling edge of ϕ_1 . An example of a synchronizing circuit is shown on the schematic for the SIM8-01 (Section VII).




Figure 4. Recognition of Interrupt

If a HALT is inserted, the CPU enters a STOPPED state; if a NOP is inserted, the CPU continues; if a "JUMP to 0" is inserted, the processor executes program from location 0, etc. The RESTART instruction is particularly useful for handling interrupt routines since it is a one byte call.




Figure 5, 8008 Interrupt

2) START-UP OF THE 8008


When power (V_{DD}) and clocks (ϕ_1 , ϕ_2) are first turned on, a flip-flop internal to the 8008 is set by sensing the rise of V_{DD} . This internal signal forces a HALT (0000000) into the instruction register and the 8008 is then in the STOPPED state. The following sixteen clock periods after entering the STOPPED state are required to clear (logic "0") memories (accumulator, scratch pad, program counter, and stack). During this time the interrupt line has been at logic "0". Any time after the memories are cleared, the 8008 is ready for normal operation.

To reset the flip-flop and also escape from the stopped state, the interrupt line must go to a logic "1"; It should be returned to logic "0" by decoding the state T11 at some time later than ϕ_{11} . Note that whenever the 8008 is in a T11 state, the program counter is not incremented. As a result, the same address is sent out on two successive cycles.

Three possible sequences for starting the 8008 are shown on the following page. The RESTART instruction is effectively a one cycle call instruction, and it is convenient to use this instruction to call an initiation subroutine. Note that it is not necessary to start the 8008 with a RESTART instruction.

The selection of initiation technique to use depends on the sophistication of the system using the 8008. If the interrupt feature is used only for the start-up of the 8008 use the ROM directly, no additional external logic associated with instructions from source other than the ROM program need be considered. If the interrupt feature is used to jam instructions into the 8008, it would then be consistent to use it to jam the initial instruction.

The timing for the interrupt with the start-up timing is shown on an accompanying sheet. The jamming of an instruction and the suppression of the program counter update are handled the same for all interrupts.



B. Ready (RDY)

The 8008 is designed to operate with any type or speed of semiconductor memory. This flexibility is provided by the READY command line. A high-speed memory will always be ready with data (tie READY line to V_{CC}) almost immediately after the second byte of the address has been sent out. As a result the 8008 will never be required to wait for the memory. On the other hand, with slow ROMs, RAMs or shift registers, the data will not be immediately available; the 8008 must wait until the READY command indicates that the valid memory data is available. As a result any type or any combination of memory types may be used. The READY command line synchronizes the 8008 to the memory cycle. When a program is being developed, the READY signal provides a means of stepping through the program, one cycle at a time.

VI. ELECTRICAL SPECIFICATION

The following pages provide the electrical characteristics for the 8008. All of the inputs are TTL compatible, but input pull-up resistors are recommended to insure proper V_{1H} levels. All outputs are low-power TTL compatible. The transfer of data to and from the data bus is controlled by the CPU. During both the WAIT and STOPPED states the data bus output buffers are disabled and the data bus is floating.




Figure 6. Data Bus I/O Buffer




Figure 7. I/O Circuitry

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-55°C to +150°C
Input Voltages and Supply Voltage With Respect	
to Vcc	+0.5 to20V
Power Dissipation	1.0 W @ 25°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

D.C. AND OPERATING CHARACTERISTICS

 $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = \pm 5V \pm 5\%, V_{DD} = -9V \pm 5\% \text{ unless otherwise specified, Logic "1" is defined as the more positive level (V_{IH}, V_{OH}). Logic "0" is defined as the more negative level (V_{IL}, V_{OL}).$

SYMBOL	PARAMETER		LIMITS			TEST	
3110000	FARAMETER	MIN,	TYP.	MAX.	UNIT	CONDITIONS	
loo	AVERAGE SUPPLY CURRENT- OUTPUTS LOADED*		30	60	, mA	T _A = 25°C	
۱ _u	INPUT LEAKAGE CURRENT			10	μA	V _{IN} = 0∨	
V _{IL}	INPUT LOW VOLTAGE (INCLUDING CLOCKS)	V _{DD}		V _{cc} -4.2	v		
V _{IH}	INPUT HIGH VOLTAGE (INCLUDING CLOCKS)	V _{cc} -1.5		V _{cc} +0.3	v		
V _{ol}	OUTPUT LOW VOLTAGE			0.4	v	l _{oL} = 0.44mA C _L = 200 pF	
V _{OH}	OUTPUT HIGH VOLTAGE	V _{cc} -1.5			- v	i _{oH} ≈0,2mA	

*Measurements are made while the 8008 is executing a typical sequence of instructions. The test load is selected such that at $V_{OL} = 0.4V$, $I_{OL} = 0.44$ mA on each output.

A.C. CHARACTERISTICS


 $T_A = 0^{\circ}C$ to 70°C; $V_{CC} = +5V \pm 5\%$, $V_{DD} = -9V \pm 5\%$. All measurements are referenced to 1.5V levels.


			08 AITS)8-1 NTS		TERT CONDITIONS
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	TEST CONDITIONS
t _{CY}	CLOCK PERIOD	2	3	1.25	3	μs	t _R ,t _F = 50 ns
t _R ,t _F	CLOCK RISE AND FALL TIMES		50		50	. ns	
t _{ø1}	PULSE WIDTH OF ϕ_1	.70		.35		μs	
t _{¢2}	PULSE WIDTH OF ϕ_2	.55		.35		μs	· ···
t _{D1}	CLOCK DELAY FROM FALLING EDGE OF ϕ_1 TO FALLING EDGE OF ϕ_2	.90	1.1		1.1	μs	
t _{D2}	CLOCK DELAY FROM ϕ_2 TO ϕ_1	.40		.35		μs	
t _{D3}	CLOCK DELAY FROM ϕ_1 TO ϕ_2	.20		.20		μs	· ·
t _{DD}	DATA OUT DELAY		1.0		1.0	μs	C _L = 100pF
t _{OH}	HOLD TIME FOR DATA BUS OUT	.10		.10		μs	
t _{IH}	HOLD TIME FOR DATA IN	(1)		. [1]		μs	
tsD	SYNC OUT DELAY		.70	,	.70	μs	C _L = 100pF
t _{S1}	STATE OUT DELAY (ALL STATES EXCEPT T1 AND T11) ^[2]		1.1		1,1	μs	C _L = 100pF
^t S2	STATE OUT DELAY (STATES T1 AND T1I)		1.0		1.0	μs	С _L = 100pF
t _{RW}	PULSE WIDTH OF READY DURING ϕ_{22} TO ENTER T3 STATE	.35		.35		μs	
t _{RD}	READY DELAY TO ENTER WAIT STATE	.20	<u> </u>	.20		μs	

 $\begin{bmatrix} 1 \end{bmatrix}_{t_{H}} MIN \ge t_{SD}$


 $^{\lfloor 2 \rbrace}$ if the INTERRUPT is not used, all states have the same output delay, $t_{S1},$


TIMING DIAGRAM















TYPICAL A.C. CHARACTERISTICS



CAPACITANCE f = 1MHz; $T_A = 25^{\circ}C$; Unmeasured Pins Grounded

	TEPT	LIMI	T (pF)
SYMBOL	TEST	TYP.	MAX.
CIN	INPUT CAPACITANCE	5	10
CDB	DATA BUS I/O CAPACITANCE	5	10
С _{оит}	OUTPUT CAPACITANCE	5 ·	10

23

VII THE SIM8-01 --- AN MCS-8^{T.M.} MICRO COMPUTER

During the development phase of systems using the 8008, Intel's single chip 8-bit parallel central processor unit, both hardware and software must be designed. Since many systems will require similar memory and I/O interface to the 8008, Intel has developed a prototyping system, the SIM8-01. Through the use of this system and Intel's programmable and erasable ROMs (1702), MCS-8 systems can be completely developed and checked-out before committing to mask programmed ROMs (1301).

The SIM8-01 is a complete byte-oriented computing system including the processor (8008), 1K x 8 memory (1101), six I/O ports (two in and four out), and a two-phase clock generator. Sockets are provided for 2K x 8 of ROM or PROM memory for the system microprogram. The SIM8-01 may be used with either the 8008 or 8008-1. To operate at clock frequencies greater than 500kHz, former SIM8-01 boards must be modified as detailed in the schematic and the following system description. Note that all Intel-developed 8008 programs interface with TTY and require system operation at 500kHz. Currently, the SIM8-01 is supplied with the 8008-1 CPU and the system clock preset to 500kHz.

The following block diagram shows the basic configuration of the SIM8-01. All interface logic for the 8008 to operate with standard ROM and RAM memory is included on the board. The following pages present the SIM8-01 schematic and detailed system description.




Figure 8, MCS-8 Basic System

SIM8-01 SPECIFICATIONS

Card Dimensions:

- 11.5 inches high
- 9.5 inches deep

System Components Included on Board: • 8008-1

- Complete TTL interface to memory
- 1K x 8 RAM memory
- Sockets for 2K x 8 PROM memory
- TTY interface ckts.
- Two input and four output ports (8 bits each)
- Two phase clock generator

Maximum Memory Configuration:

- 1K x 8 RAM
- 2K x 8 PROM
- All control lines are provided for memory expansion

Operating Speed


- 2 µs clock period
- 20 µs typical instruction cycle

D.C. Power Requirement:

• Voltage:

 $V_{CC} = 5V \pm 5\%$ TTL GRD = 0V $V_{DD} = -9V \pm 5\%$

• Current:



Connector:

• Wire wrap type Amphenol 86 pin connector P/N 261-10043-2





Figure 9. MCS-8 Memory System






Figure 10. Complete SIM8-01 Schematic

SYSTEM DESCRIPTION

The 8008 processor communicates over an 8-bit data bus (D_0 through D_7) and uses two input lines (READY and INTERRUPT) and four output lines (S_0 , S_1 , S_2 , and SYNC) for control. Time multiplexing of the data bus allows control information, 14-bit addresses, and data to be transmitted between the CPU, memory, and I/O. All inputs, outputs, and control lines for the SIM8-01 are positive-logic TTL compatible.

Two Phase Clock Generator

The basic system timing for the SIM8-01 is provided by two non-overlapping clock phases generated by 9602 single shot multivibrators (A_1, A_2) . The clocks are factory adjusted as shown in the timing diagram below. Note that this is the maximum specified operating frequency of the 8008. In addition, all Intel-developed TTY programs are synchronized to operate with the SIM8-01 at 500kHz. The clock widths and delays are set in accordance with the 8008-1 specification since an 8008-1 is provided on the board. An option is provided on the board for using external clocks. If the jumper wires in box A are removed, external clocks may be connected at pins J1-52 and J1-12. (Normally these pins are the output of the clock generators on the board.) The clock generator may be adjusted for operation up to 800kHz when using the 8008-1 at maximum speed.




Figure 11. SIM8-01 Timing Diagram

Memory Organization

The SIM8-01 has capacity for $2K \times 8$ of ROM or PROM and $1K \times 8$ of RAM. The memory can easily be expanded to $16K \times 8$ using the address and chip select control lines provided. Further memory expansion may be accomplished by dedicating an output port to the control of memory bank switching.

In an MCS-8 system, it is possible to use any combination of memory elements. The SIM8-01 is shipped from the factory with the ROM memory designated from address $0 \rightarrow 2047$, RAM memory from $2048 \rightarrow 3071$, and memory expansion for all addresses 3072 and above. Jumper wires provided on the board (boxes C, D, E) allow complete flexibility of the memory organization. They may be rearranged to meet any requirement. the Intel 3205 data sheet provides a complete description of the one of eight decoder used in this system. the 3205 truth table is shown below.

A	DDRE	SS	E	NABL	E			(υτρυ	ITS			
AO	A ₁	A2	E ₁	E2	E ₃	0	1	2	3	4	5	6	7
L	Ľ	L	ι		Н	L	Ĥ	н	́н	H	н	м	н
н	L	L	L	L	н	н	L	н	н	н	H	н	н
1 L	н	L	L	L	H	н	н	L	н	н	н	н	н
н	н	L	L	L	н	н	н	н	L	н	н	н	н
L	L	н	L	L	н	н	н	н	н	L	н	н	н
н	L	н	Ł	L	н	н	н	н	н	н	Ł	н	H
1 L	н	н	E.	L	н	н	H	н	н	н	н	L	н
· H ·	н	н	L	L	н	Ĥ	н	H	н	н	н	н	L
X X	x	X	L	L	L	н	н	н	н	н	н	н	н
X	х	x	н	L	L	н	н	н	н	н	н	н	н
X	x	X	L L	H	Ц '	н	н	н	н	н	н	н	н
X	х	x	н	H	L.	н	н	H	н	н	н	н	н
X	х	х	н	L	н	н	н	н	н	н	H	н	н
X	x	X	L	H	н	H	н	н	н	н	н	н	н
X	х	х	н	н	н	н	н	н	н	н	н	н	н

Control Lines

Interrupt

The interrupt control line is directly available as an input to the board. For manual control, a normally open push-button switch may be connected to terminals J1-50 and J1-53. The interrupt may be inserted

under system control on pin J1-1. An external flip-flop (A33) latches the interrupt and is reset by T11 when the CPU recognizes the interrupt. Instructions inserted under interrupt control may be set up automatically or by toggle switches at the interrupt input port as shown on the schematic. Use the interrupt line and interrupt input port to start up the 8008.

Note that the interrupt line has two different connections to the input to the board (box B). The path from J1-1 directly to pin 4 of package A3 is the normal interrupt path (the board is shipped from the factory with this connection). If the connection from pin 8 of package A15 to pin 4 of package A3 is made instead, the processor will recognize an interrupt only when it is in the STOPPED state. This is used to recognize the "start character" when entering data from TTY.

Ready

The ready line on the 8008 provides the flexibility for operation with any type of semiconductor memory. On the SIM8-01 board, the ready line is buffered; and at the connector (J1-30), the READY line is active low. During program development, the READY line may be used to step the system through a program.

NORMAL OPERATION OF SYSTEM

The 8008 CPU exercises control over the entire system using its state lines (S_0, S_1, S_2) and two control bits (CC0, CC1) which are sent onto the data bus with the address. The state lines are decoded by a 3205 (A44) and gated with appropriate clock and SYNC signals. The two control bits form part of the control for the multiplexers to the data bus (A55, A56), the memory read/write line (A33) and the I/O line (A17).

In normal operation, the lower order address is sent out of the CPU at state T1, stored in 3404 latches (A59, A72) and provided to all memories. The high order address is sent out at a state T2 and stored in 3404 latches (A72, A73). These lines are decoded as the chip selects to the memory. The two highest order bits (CC0, CC1) are decoded for control.

To guarantee that instructions and data are available to the CPU at the proper time, the T3 state is anticipated by setting a D-type flip-flop (A16) at the end of each T2 state. This line controls the multiplexing of data to the 8008. This flip-flop is reset at the end of each T3 state. In addition, switched pull-up resistors are used on the data-bus to minimize data bus loading and increase bus response. The use of switched resistors on the data bus is mandatory when using the 8008-1. SIM8-01 boards built prior to October, 1972 must be modified in order to operate with the 8008-1 at clock frequencies greater than 500kHz.

Normally, the 8008 executes instructions and has no interaction with the rest of the system during states T4 and T5. In the case of the INP instruction, the content of the flag flip-flops internal to the 8008 is sent out at state T4 and stored in a 3404 latch (A43).

Instructions and data are multiplexed onto the 8008 data bus through four multiplexers (A55, A56, A69, A70). In normal operation, line J1-29 should be at +5V in order for "true" data to reach the 8008 data bus.

System I/O

The SIM8-01 communicates with other systems or peripherals through two input ports and four output ports. All control and I/O selection decoding lines are provided for expansion to the full complement of eight input ports and twenty-four output ports. To expand the number of input ports, break the trace at the output of Device A68, pin 11, and generate input port decoding external to the SIM8-01. Control the input multiplexer through pin J1-69. The output ports latch data and remain unchanged until referenced again under software control. Note that all output ports complement data. When power is first applied to the board, the output ports should be cleared under software control to guarantee a known output state. To enable the I/O device decoder, pin J2-8 should be at ground.

Teletype Interface

The 8008 is designed to operate with all types of terminal devices. A typical example of peripheral interface is the teletype (ASR-33). The SIM8-01 contains the three simple transistor TTY interface circuits shown on the following page. One transistor is used for receiving serial data from the teletype, one for transmitting data back to the teletype, and the third for tape reader control.

The teletype must be operating in the full duplex mode. Refer to your teletype operating manual for making connections within the TTY itself. Many models include a nine terminal barrier strip in the rear of

the machine. It is at this point where the connections are made for full duplex operation. The interconnections to the SIM8-01 for transmit and receive are made at this same point.

A complete description of the interconnection of the SIM8-01 and the ASR-33 is presented in Appendix IV.




Figure 12. Teletype Terminal Strip




Figure 13. SIM8-01 Teletype Interface Circuitry

To use the teletype tape reader with the SIM8-01, the machine must contain a reader power pack. The contacts of a 10V dc relay must be connected in series with the TTY automatic reader (refer to TTY manual) and the coil is connected to the SIM8-01 tape reader control as shown.

For all Intel developed TTY programs for the SIM8-01, the following I/O port assignments have been made:

- 1. DATA IN -- INPUT PORT 0, BIT 0 (J2-83 connected to J1-11)
- 2. DATA OUT -- OUTPUT PORT 2, BIT 0 (J1-84 connected to J2-36)
- READER CONTROL -- OUTPUT PORT 3, BIT 0 (J2-27 connected to J2-44)

Note that the SIM8-01 clock generator must remain set at 500 kHz. All Intel developed TTY programs are synchronized to operate with the SIM8-01 at 500 kHz.

In order to sense the start character, data in is also sensed at the interrupt input (J2-83 connected to J1-1) and the interrupt jumper (box B) must be between pin 8 of A15 and pin 4 of A3. It requires approximately 110ms for the teletype to transmit or receive eight serial data bits plus three control bits. The first and last bits are idling bits, the second is the start bit, and the following eight bits are data. Each bit stays 9.09ms. While waiting for data to be transmitted, the 8008 is in the STOPPED state; when the start character is received, the processor is interrupted and forced to call the TTY processing routine. Under software control, the processor can determine the duration of each bit and strobe the character at the proper time.

A listing of a teletype control program is shown in Appendix V.

SIM8-01 MICRO COMPUTER BOARD PIN DESCRIPTION

Pin No.	Connector	Symbol	Description	Pin No.	Connector	Symbol _	Description
2,4	J1	+5V	+SVDC POWER SUPPLY	\$7	J1	D5	RAM DATA IN D5
B4 4 86	32	~9V	-9VDC POWER SUPPLY	55	J1	D.6	RAM DATA IN D6
1,3	JŹ	GND	GROUND	54	Jl	D7	RAM DATA IN D7
60	JÌ	MD o	DATA FROM MEMORY & BIT #	48	J1	WAIT	STATE COUNTER
63	J1	MD,	DATA FROM MEMORY 1 BIT 1	49	J1	T_3	STATE COUNTER
17	31	мo,	DATA FROM MEMORY 2 BIT 2	46	J 1	T1	STATE COUNTER
77	J1	ND 3	DATA FROM MEMORY 3 BIT 3	45	Jl	STOP	STATE COUNTER
38	32	ໝູ່	DATA FROM MEMORY 4 BIT 4	42	31	12 1'5	STATE COUNTER
41	J2	жо ₅	DATA FROM MEMORY 5 BIT 5	44	J1	¹ 5	STATE COUNTER
45	32	ഷം	DATA FROM MEMORY 6 BIT 6	47	J1	TIT	STATE COUNTER
74	32	MD,	DATA FROM MEMORY 7 BIT 7	43	J1	T.4	STATE COUNTER
11	J 1	TAO	DATA INPUT PORT Ø BIT Ø	79	JÌ	CH _p	RAM CHIP SELECT Ø
10	J]	IA,	DATA INPUT PORT # BIT 1	81	31	ΩR ₁	RAM CHIP SELECT 1
14	JÌ	1A2	DATA INPUT FORT # BIT 2	83	31	ିଲ_2	RAM CHIP SELECT 2
19	J1	LA,	DATA INPUT PORT Ø BIT 3	6	32	CH 3	RAM CHIP SELECT 3
28	J1	IA	DATA INPUT PORT Ø BIT 4	2	J2	ੋਸ਼,	RAM CHIP SELECT 4
33	J1	IA	DATA INPUT PORT # BIT 5	4	J2	CH 5	RAM CHIP SELECT 5
37	31	TA ₆	DATA INPUT PORT # BIT 6	85	Jl	CM 6	RAN CHIP SELECT 6
36	J1	14,	DATA INPUT PORT & BIT ?	82	J 1	CN,	RAM CHIP SELECT 7
6	J1	īво́	DATA INPUT FORT 1 SIT #	85	J2	C5 g	ROM CHIP SELECT Ø
13	J1 ·	0 IB1	DATA INPUT PORT 1 HIT 1	78	J 1	cs'i	ROM CHIP SELECT 1
16	J1	1B ₂	DATA INPUT PORT 1 BIT 2	62	J 1	<u>cs</u> 2	ROM CHIP SELECT 2
21	J1	18 ₃	DATA INPUT PORT 1 BIT 3	64	J1	cs,	ROK CHIP SELECT 3
26	J1	IB ₄	DATA INPUT PORT 1 BIT 4	76	Jl	\overline{cs}_{4}^{3}	ROM CHIP SELECT 4
31	J1	4	DATA INPUT PORT 1 BIT 4	35	32	cs.	ROM CHIP SELECT 5
34	31	185 18.	DATA INPUT PORT 1 BIT 5 DATA INPUT PORT 1 BIT 6	46	J2	cs ₆	ROM CHIP SELECT 6
39	31	18 18		72	32	\overline{cs}_{5}	RON CHIP SELECT 7
51	J2	187 .78	DATA INPUT PORT 1 BIT 7	5	J2	5 ,7	I/O DECODE OUT OT
		M .	OUTPUT PORT & EIT #	13	J2	σ ₆ 7	I/O DECODE OUT O
67	J2		OUTPUT PORT Ø LIT 1	12	32	ຮູ້	I/O DECODE OUT Ue
54	32	55.2	OUTPUT PORT # LIV 2	15	J2	8 ⁵ 4	I/O DECODE OUT O
51	J2	0A_3	OUTPUT PORT & BIT 3	14	J2	°4 ठ.	I/O DECODE OUT OL
53	J2	OA 4	OUTPUT PORT & BIT 4	11	J2	σ ₂	I/O DECODE OUT 02
49	32	JA 5	OUTPUT PORT Ø BIT 5	9	J2		I/O DECODE OUT O
50	J2	<u>⊽</u> , 400 000 000 000 000 000 000 000 000 00	OUTFUT FORT # LIT 6	7	32	ō1 r	I/O DECODE OUT Og
47	J2	ब्द्र,	OUTPUT PORT # EIT 7	э	31	ठ इ	FLAG FLIP FLOP-sign
75	32	0Bg	OUTPUT PORT I BIT Ø	5	J1 .	ž	FLAG FLIP FLOP-Zero
80	32	00	OUTPUT PORT 1 BIT 1	23	J1 .	F	FLAG FLIP FLOP-Parity
78	J 2	ов ,	OUTPUT PORT 1 BIT 2	25	J1	ē	FLAG FLIP FLOP_Carry
60	J2	δā,	OUTPUT PORT 1 BIT 3	7			INTERRUPT INSTRUCTION INPUT Ø
65.	J2	οe ²	OUTPUT PORT 1 BIT 4		J1	Do .	
57	J 2	न्ह्रै	OUTPUT PORT 1 BIT 5	9)1 T	^D 1	INTERRUPT INSTRUCTION INPUT 1
62	J2		OUTPUT PORT 1 BIT 6	18	J1 T)	^D 2	INTERRUPT INSTRUCTION INPUT 2
55	32	ನಕ್ಕೆ	OUTPUT PORT 1 AIT 7	20	J1	£3	INTERRUPT INSTRUCTION INPUT 3
36	32		OUTPUT PORT 2 BIT #	24	J1	4	INTERRUPT INSTRUCTION INPUT 4
34	JŻ	æ æ	OUTPUT PORT 2 HIT 1	27	J1	D ₅	INTERRUPT INSTRUCTION INPUT 5
25	JŻ	\overline{c}_{2}^{1}	OUTPUT PORT 2 BIT 2	38	J1	D.6	INTERRUPT INSTRUCTION INPUT 6
24	J2	ð6,	OUTPUT PORT 2 BIT 3	40	31 -2	D7	INTERRUPT INSTRUCTION INPUT 7
22	J 2	ಹ್ನ	OUTPUT PORT 2 BIT 4	59	J2		FROM TTY TRANSMITTER IN TTY BUFFEI
19	32	æ,	OUTPUT FORT 2 BIT 5	37	J2		FROM TTY TRANSMITTER OUT)
16	32	σc	OUTPUT PORT 2 BIT 6	83	J2		DATA FROM TTY TRANSMITTER BUPPER
21	32	व्ह,	OUTPUT PORT 2 BIT 7	27	32		TAPE READER CONTROL IN
44.	32	05, 05,	OUTPUT PORT 3 BIT Ø	18	J2		TAPE READER CONTROL OUT
43	J2		OUTPUT PORT 3 HIT 1	28	J2		TAPE READER CONTROL (-9VDC)
39	J2	δ <u>σ</u> ,	OUTPUT PORT 3 BIT 2	84	J1		DATA TO TTY RECEIVER BUFFER
42	J2	307	OUTPUT PORT 3 BIT 3	. 10	J2		TO TTY RECEIVER OUT
33	J2	ळ्य	OUTPUT PORT 3 BIT 4	86	31		TO TTY RECEIVER OUT TTY BUFFER
29 29	J2 J2	œs_	OUTPUT PORT 3 BIT 5	40	J2		TO TTY RECEIVER OUT
26 26	J2	<u> </u>	OUTPUT PORT 3 BIT 5	81	J2		READ/WRITE
40 31	J2 J2	ळ ₆ ऊ ₇	OUTPUT PORT 3 BIT 7	72	31	10	MULTIPLEXER CONTROL LINES NE263
31 69	J2		LOW ORDER ADDRESS OUT	41	31	3LØ	MULTIPLEXER CONTROL LINES N8267
82	J2	A	LOW ORDER ADDRESS OUT	69	JL	11	MULTIPLEXER CONTROL LINES N\$263
84 58	J2 J2	A.	LOW ORDER ADDRESS DUT LOW ORDER ADDRESS OUT	8	Jl	SL1	MULTIPLEXER CONTROL LINES NB267
23	J2 J2	A2	LOW ORDER ADDRESS OUT	29	J 1		DATA COMPLEMENT
	J2 J2	A3		52	Jĺ	ø ₁	<pre>P1 CLOCK (alternate clock)</pre>
63	J2 J2	A4	LOW ORDER ADDRESS OUT	12	J1	^ø z	<pre>g_ CLOCK (alternate clock)</pre>
17	· J2	A ₅	LOW ORDER ADDRESS OUT LOW DRDER ADDRESS OUT	75	J 1	SYNC	SYNC OUT
32		^A 6		30	Jl	READY	READY IN
48	J2	λ ₇	LOW ORDER ADDRESS OUT	1	Jl		PT INTERRUPT IN
68	J1	A-8	HIGH CROER ADDRESS OUT	в	J2		BLE EMABLE OF I/O DEVICE DECODER
67	lL.	y ³	HIGH ORDER ADDRESS DUT	79	J2	1/6	SYSTEM L/O CONTROL
80	J1	A ₁₀	HIGH ORDER ADDRESS OUT	77	J2	IN	SYSTEM INPUT CONTROL
56	J2	A ₁₁	HIGH OPDER ADDRESS OUT	50	31	N.O.	PUSH BUTTON SWITCH Z INTERPOPT
76	31	A12	NIGH ORDER ADDRESS OUT	53	Jl	N.C.	PUSH BUTTON SWITCH
71	J1	A ₁₃	NIGH ORDER ADDRESS OUT	52	J2	۳ø	OUTPUT LATCH STROBE FORT 9
74	J1	°C _g	CYCLE CONTROL CODING	71	J2	N1	OUTPUT LATCH STROBE PORT 1
73	Jl	cci	CYCLE CONTROL CODING	20	J2	w2	OUTPUT LATCH STROBE FORT 2
61	J1	□ _{\$} ¯	RAM DATA IN Dg	30	J 2	w ₃	OUTPUT LATCH STROBE PORT 3
15	J1	Þ,	RAM DATA IN D	22	JL		E INTERRUPT CYCLE INGICATOR
56	J1	ν ₂	RAM DATA IN D2	32	Jl	T3 _A	ANTICIPATED \overline{T}_3 OUTPUT
9	Jl	, a	RAM DATA IN D	35	Jl	T3A	ANTICIPATED T OUTPUT
	Jl	D4	RAM DATA IN D	1			a




Figure 14. SIM8-01 Assembly Diagram

VIII. MCS-8 PROM PROGRAMMING SYSTEM

A. General System Description and Operating Instructions

Intel has developed a low-cost micro computer programming system for its electrically programmable ROMs. Using Intel's eight bit micro computer system and a standard ASR 33 teletype (TTY), a complete low cost and easy to use ROM programming system may be assembled. The system features the following functions:

- 1) Memory loading
- 2) Format checking
- ROM programming
- 4) Error checking
- 5) Program listing

For specifications of the Intel PROMs, (1602A/1702A) refer to the Intel Data Catalog.




Figure 15. MCS-8 PROM Programming System

This programming system has four basic parts:

- The micro computer (SIM8-01)
 This is the MCS-8 prototype board, a complete micro-computer which uses 1702A PROMs for the microprogram control. The total system is controlled by the 8008 CPU.
- 2) The control program (A0860, A0861, A0863) These control ROMs contain the microprograms which control the bootstrap loading, programming, format and error checking, and listing functions. For programming of Intel's 1702A PROM, use control PROM A0863.
- 3) The programmer (MP7-03) This is the programmer board which contains all of the timing and level shifting required to program the Intel ROMs. This is the successor of the MP7-02.
- ASR 33 (Automatic Send Receive) Teletype This provides both the keyboard and paper tape I/O devices for the programming system.

In addition, a short-wave ultraviolet light is required if the erasable and reprogrammable 1702As are used.

This system has two modes of operation:


- 1) Automatic A paper tape is used in conjunction with the tape reader on the teletype. The tape contains the program for the ROM.
- 2) Manual The keyboard of the TTY is used to enter the data content of the word to be programmed.

Information is introduced by selectively programming "1"s (output high) and "0"s (output low) into the proper bit locations. Note that these ROMs are defined in terms of positive logic.

Word address selection is done by the same decoding circuitry used in the READ mode. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (ground -P on tape) will leave a "1" and a high data input level (+48V -N on tape) will allow programming of "0". All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals,

TAPE FORMAT

The tape reader used with a model 33 ASR teletype accepts 1" wide paper tape using 7 or 8 bit ASCII code. For a tape to correctly program a 1602A/1702A, it must follow exactly the format rules below:



The format requirements are as follows:

- 1) There must be exactly 256 word fields in consecutive sequence, starting with word field 0 (all address lines low) to program an entire ROM. If a short tape is needed to program only a portion of the ROM, the same format requirements apply.
- 2) Each word field must consist of ten consecutive characters, the first of which must be the start character B. Following that start character, there must be exactly eight data characters (P's or N's) and ending with the stop character F. NO OTHER CHARACTERS ARE ALLOWED ANYWHERE IN A WORD FIELD. If an error is made while preparing a tape and the stop character "F" has not been typed, a typed "B" will eliminate the previous characters entered. This is a feature not available on Intel's 7600 programmer; the format shown in the Intel Data Catalog must be used when preparing tapes for other programming systems. An example of this error correcting feature is shown below:


TYPED ON TTY PROGRAMMED IN ROM
BNNPPNPBNPPPNPNPF
BNPPPNPNPF
BNPPNPNP

s eliminated

If any character other than P or N is entered, a format error is indicated. If the stop character is entered before the error is noticed, the entire word field, including the B and F, must be rubbed out. Within the word field, a P results in a high level output, and N results in a low level output. The first data character corresponds to the desired output for data bit 8 (pin 11), the second for data bit 7 (pin 10), etc.

3) Preceding the first word field and following the last word field, there must be a leader/ trailer length of at least 25 characters. This should consist of rubout punches. 4) Between word fields, comments not containing B's or F's may be inserted. It is important that a carriage return and line feed characters be inserted (as a "comment") just before each word field or at least between every four word fields. When these carriage returns are inserted, the tape may be easily listed on the teletype for purposes of error checking. It may also be helpful to insert the word number (as a "comment") at least every four word fields.

PROM PIN CONFIGURATION



IMPORTANT

It should be noted that the PROM's are described in the data sheet with respect to positive logic (high level = p-logic 1). The MCS-8 system is also defined in terms of positive logic. Consider the instruction code for LHD (one of the 48 instructions for the MCS-8).

11101011

When entering this code to the programmer it should be typed,

BPPPNPNPF

This is the code that will be put into the 1302, Intel's mask programmed ROM, when the final system is defined.


OPERATING THE PROGRAMMER

The SIM8-01 is used as the micro computer controller for the programming. The control program performs the function of a bootstrap loader of data from the TTY into the RAM memory. It then presents data and addresses to the PROM to be programmed and controls the programming pulse. The following steps must be followed when programming a PROM:

- 1) Place control ROMs in SIM8-01
- 2) Turn on system power
- 3) Turn on TTY to "line" position
- 4) Reset system with an INTERRUPT (Instr. RST = 00 000 101)
- 5) Change instruction at interrupt port to a NO OP
- 6) Start system with an INTERRUPT (Instr NO OP = 11 000 000)
- Load data from TTY into micro computer memory
- 8) Insert PROM into MP7-03
- 9) Program PROM
- 10) Remove PROM from MP7-03. To prevent programming of unwanted bits, never turn power on or off while the PROM is in the MP7-03.

LOADING DATA TO THE MICRO COMPUTER (THE BOOTSTRAP LOADER)

The programming system operates in an interactive mode with the user. After resetting and starting the system with an INTERRUPT [steps 4), 5), 6)], a "*" will appear on the TTY. This is the signal that the system is ready for a command. To load a data tape, the following sequence must be followed:




This RAM bank may be edited by re-entering blocks of data prior to programming a PROM. More than one RAM bank may be loaded in preparation for programming several different PROMs or to permit the merging of blocks of data from different banks into a single PROM. (See the explanation of the CONTINUE command in section IX.)

FORMAT CHECKING


When the system detects the first format error (data words entered either on tape or manually), it will stop loading data and it will print out the address where the format error occurred.

At this time, an "R" may be typed and the data can be RE-ENTERED manually. This is shown below.




PROGRAMMING

After data has been entered, the PROM may be programmed. Data from a designated address field in a designated RAM bank is programmed into corresponding addresses in the PROM. A complete PROM or any portion of a PROM may be programmed in the following manner:



ERROR CHECKING


After each location in ROM is programmed, the content of the location is read and compared against the programming data. In the event that the programming is not correct, the ROM location will be programmed again. The MCS-8 programming system allows each location of the ROM to be reprogrammed up to four times. A "\$" will be printed for each reprogramming. If a location in ROM will not accept a data word after the fourth time, the system will stop programming and a "?" will be printed. This feature of the system guarantees that the programmed ROM will be correct, and incompletely erased or defective ROMs will be identified.




If a location in the ROM will not program, a new ROM must be inserted in the programmer. The system must be reset before continuing. (If erasable ROMs are being used, the "faulty" ROM should be erased and reprogrammed).

PROGRAM LISTING

Before or after the programming is finished, the complete content of the ROM, or any portion may be listed on the teletype. A duplicated programming tape may also be made using the teletype tape punch. To list the ROM:



The listing feature may also be used to verify that a 1702A is completely erased.



EXAMPLE 3:

Ready for command -----***

1702A ERASING PROCEDURE

The 1702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537 A. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W-sec/cm². Example of ultraviolet sources which can erase the 1702A in 10 to 20 minutes is the Model S-52 and Model UVS-54 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (San Gabriel, California).⁻ The lamps should be used without short-wave filters, and the 1702A to be erased should be placed about one inch away from the lamp tubes.

B. MP7-03 PROM Programmer

The MP7-03 is the PROM programming board which easily interfaces with the SIM8-01. All address and data lines are completely TTL compatible. The MP7-03 requires +5VDC @ 0.8 amps, --9 VDC @ 0.1 amps, and 50 Vrms @ 1 amp. Two Stancor P8180 (or equivalent) filament transformers (25.2 Vrms @ 1 amp) with their secondaries connected in series provide the 50 Vrms,

This programmer board is the successor of the MP7-02. The MP7-03 enables programming of Intel's 1702A, a pin-for-pin replacement for the 1702.

When the MP7-03 is used under SIM8-01 control with control ROM A0862 replaced by A0863, the 1702A may be programmed an order of magnitude faster than the 1702, less than three minutes.

IMPORTANT:

Only use the A0863 control PROM when programming the new 1702A. Never use it when programming the 1702. The programming duty cycle is too high for the 1702 and it may be permanently damaged.

The MP7-03 features three data control options:

- 1) Data-in switch (Normal-Complement). If this switch is in the complement position, data into the PROM is complemented.
- 2) Data-out switch (Normal-Complement). If this switch is in the complement position, data read from the PROM is complemented.
- 3) Data-out switch (Enable-Disable). If this switch is in the enable position, data may be read from the PROM. In the disable position, the output line may float up to a high level (logic "1"). As a result, the input ports on the prototype system may be used for other functions without removing the MP7-03 card.

MP7-03 Programmer Board Specifications

Features:

- High speed programming of Intel's 1702A (three minutes)
- Inputs and outputs TTL compatible
- Board sold complete with transformers, capacitor and connector
- Directly interfaces with SIM8-01 Board

Dimensions:

8.4 inches high
9.5 inches deep
Power Requirement:
V _{CC} = +5 @ 0.8 amps
TTL GRD = 0V
*V _{DD} = -9V @ 0.1 amps
$V_{P}^{-} = 50 V rms @ 1 amp$

Connector:

a. Solder lug type/Amphenol 72 pin connector P/N 225-23621-101
b. Wire wrap type - Amphenol 72 pin connector P/N 261-15636

*This board may be used with a -10Vsupply because a pair of diodes (i.e. 1N914 or equivalent) are located on the board in series with the supply. Select the appropriate pin for either -9V or -10V operation,

A micro computer bulletin which describes the modification of the MP7-02 for programming the 1602A/1702A is available on request. These modifications include complete failsafe circuitry (now on MP7-03) to protect the PROMs and the 50V power supply.

39

C. Programming System Interconnection




Figure 16. MP7-03/Sim8-01 PROM Programming System







Figure 17b. Pin Definition - Reverse Side of MP7-03 Card










Figure 18. MP7-03 PROM Programmer Board Schematic

IX. MICROCOMPUTER PROGRAM DEVELOPMENT


A. MCS-8 Software Library

1.0 PL/MTM COMPILER - A High Level Systems Language

It's easy to program the MCS-8 Microcomputer using PL/M, a new high level language concept developed to meet the special needs of microcomputer systems programming. Programmers can now utilize a true high level language to efficiently program microcomputers. PL/M is an assembly language replacement that can fully command the 8008 CPU and future processors to produce efficient run-time object code. PL/M was designed to provide additional developmental software support for the MCS-8 microcomputer system, permitting the programmer to concentrate more on his problem and less on the actual task of programming than is possible with assembly language.

Programming time and costs are drastically reduced, and training, documentation and program maintenance are simplified. User application programs and standard systems programs may be transferred to future computer systems that support PL/M with little or no reprogramming. These are advantages of high-level language programming that have been proven in the large computer field and are now available to the microcomputer user.

PL/M is derived from IBM's PL/I, a very extensive and sophisticated language which promises to become the most widely known and used language in the near future. PL/M is designed with emphasis on those features that accurately reflect the nature of systems programming requirements for the MCS-8 microcomputer system.




PL/M Coding Program Development Time: 15 minutes

PL/M vs ASSEMBLY LANGUAGE

As an example of comparative programming effort between PL/M and assembly language, this program to computer prime numbers was written twice, first in PL/M, and then in assembly language. The PL/M version was written in fifteen minutes, compiled correctly on the second try (an "end" was omitted the first time) and ran correctly the first time. The program was then coded in Intel MCS-8 assembly language. Coding took four hours, program entry and editing another two hours, debug took an hour to find incorrect register designation, the kind of problem completely eliminated by coding in PL/M. Results of this one short test shows a 28 to 1 reduction in coding time. This ratio may be somewhat high, overall ratio in a mix of programs is more on the order of 10 to 1.

PL/M is An Efficient Language

Tests on sample programs indicate that a PL/M program can be written in less than 10% of the time it takes to write the same program in assembly language with little efficiency loss. The main reason for this savings in time is the fact that PL/M allows the programmer to define his problem in terms natural to him, not in the computer's terms. Consider the following sample program which selects the largest of two numbers. In PL/M, the programmer might write: If A > B, then C = A; else C = B;



Program Development Time: 7 hours

Meaning: "If variable A is greater than variable B, then assign A to variable C; otherwise, assign B to C."

A corresponding program in assembly language is twelve separate machine instructions, and conveys little of original intent of the program.

Because of the ease and conciseness with which programs can be written and the error free translation into machine language achieved by the compiler, the time to program a given system is reduced substantially over assembly language.

Debug and checkout time of a PL/M program is also much less than that of an assembly language program, partly because of the inherent clarity of PL/M, but also because writing a program in PL/M encourages good programming techniques. Furthermore, the structure of the PL/M language enables the PL/M compiler to detect error conditions that would slip by an assembler. The PL/M compiler is written in ANSI FORTRAN IV and thus will execute on most large scale machines with little alteration.

2.0 MCS-8 CROSS ASSEMBLER SOFTWARE PACKAGE

The MCS-8 cross assembler translates a symbolic representation of the instructions and data into a form which can be loaded and executed by the MCS-8. By cross assembler, we mean an assembler executing on a machine other than the MCS-8, which generates code for the MCS-8. Initial development time can be significantly reduced by taking advantage of a large scale computer's processing, editing and high speed peripheral capability. Programs are written in the assembly language using mnemonic symbols both for 8008 instruction and for special assembler operations. Symbolic addresses can be used in the source program; however, the assembled program will use absolute address. (See Appendix 11.)

The Assembler is designed to operate from a time shared terminal. The assembled program may be punched out at the terminal in BNPF format.

The Assembler is written in FORTRAN IV and is designed to run on a PDP-10. Modifications to the program may be required for machines other than PDP-10.

3.0 MCS-8 SIMULATOR SOFTWARE PACKAGE

The MCS-8 Simulator is a computer program written in FORTRAN IV language and called INTERP/8. This program provides a software simulation of the Intel 8008 CPU, along with execution monitoring commands to aid program development for the MCS-8.

INTERP/8 accepts machine code produced by the 8008 Assembler, along with execution commands from a time sharing terminal, card reader, or disk file. The execution commands allow manipulation of the simulated MCS-8 memory and the 8008 CPU registers. In addition, operand and instruction breakpoints may be set to stop execution at crucial points in the program. Tracing features are also available which allow the CPU operation to be monitored. INTERP/8 also accepts symbol tables from either the PL/M compiler or MCS-8 cross assembler to allow debugging, tracing and braking, and displaying of program using symbolic names.

The PL/M compiler, MCS-8 assembler, and MCS-8 simulator software packages may be procured from Intel on magnetic tape. Alternatively, designers may contact several nation-wide computer time sharing services for access to the programs.

4.0 BOOTSTRAP LOADER FOR SIM8-01

When developing MCS-8 software using the SIM8-01, programs may be loaded, stored, and executed directly from RAM memory. A set of three 1702A control PROMs (1702A/860 set) is required for this function. In addition, this same control PROM set is required when the SIM8-01 is used as the controller for PROM programming. (See Appendix V.)

5.0 SIM8 HARDWARE ASSEMBLER

The SIM8 Hardware Assembler is a program which translates a symbolic assembly language into an octal representation of the SIM8 machine language. An auxilliary program then translates the octal object code into the "BNPF" format suitable for bootstrap loading or PROM programming. Eight PROMs and three tapes (1702A/ 840 set)^[1] containing the assembly program plug into the SIM8-01 prototyping board permitting assembly of all MCS-8 software when used with an ASR 33 teletype.

The assembler accepts the source text from the paper tape reader on the first of two passes and constructs a name table. On a second pass the assembler translates the source using the previously determined name values, creates an octal object paper tape, and if directed, writes the object code into Read/Write memory.

The assembler's commands allow for TTY keyboard manipulation of R/W memory and execution of stored programs so that program debugging may be undertaken directly after assembly. If a "BNPF" tape is desired, an auxilliary "tape generator" program may be loaded and executed by the assembler. (See Appendix I.)

6.0 PROGRAM LIBRARY

These program listings are available to all Intel microcomputer users. We encourage all users to submit all non-proprietary programs to Intel to add to the program library so that we may make them available to other users.

- MCS-8 bootstrap loader and control program and PROM programming systems routine for the SIM8-01 and SIM8-01/MP7-03 PROM programming system (A0860, A0861, A0863) [1].
- Floating point multiply routine for the MCS-8.
- Fixed point multiply routine for the MCS-8,
- Fast Fourier transform program for the MCS-8 using the algorithm by G.D. Berglund (see IEEE Transactions on Computers, April, 1972).
- Debug Program
- Binary Search Routine
- Interrupt Service Routine
- Analog to digital controlier MCS-8.
- MCS-8 driving an incremental X-Y plotter such as those manufactured by CALCOMP.


- Three dimensional blackboard stroke generator using MCS-8.
- MCS-8 program for saving CPU states on an interrupt.
- MCS-8 program for controlling the timing for a serial input from a teletype,
- Fast Fourier transform program for the MCS-8.
- MCS-8 Assembler for use on HP 2100
- * MCS-8 teletype and tape reader control program (A0800) [1].
- MCS-8 memory chip select decode and output test program for the SIM8-01 card (A0801) ^[1].
- * MCS-8 RAM test program for the SIM8-01 card (A0802)^[1].
- * Single precision multiply/divide.
- * Program written by Intel. Program submitted by customers.

Note 1. These are the program numbers that should be used when ordering the programs in PROMs,

8. Development of a Microcomputer System

The flowchart shows the steps required for the development of a microcomputer system. The SIM8-01 system can be used throughout the complete cycle for program assembly, PROM programming, and prototype system hardware. Ultimately, custom systems using 1702A PROMs may be delivered. For high volume applications (100 or more identical systems) lower cost metal masked ROMs may be used.

To combine the advantages of the metal masked ROM and the PROMs, subroutines may be stored in metal masked ROMs and a customized main program may be stored in PROM.



C. Execution of Programs from RAM on SIM8-01 Using Memory Loader Control Programs

The previous section provided a description of the preparation of tapes and the programming of PROMs for permanently storing the microcomputer programs. During the system development, programs may be loaded, stored, and executed directly from RAM memory. This section explains these additional features.




Figure 19. MCS-8 Operating System

The system has three basic parts:

- 1. The microcomputer (SIM8-01)
- 2. The bootstrap memory loader control program (A0860, A0861, A0863)

3. ASR 33 (Automatic Send Receive) Teletype

The control program provides the complete capability for executing programs from RAM. Two additional program commands are required; "C", the CONTINUE command for loading more than one bank of memory, and "E", the program EXECU-TION command.

Operating The Microcomputer System


To use the SIM8-01 as the microcomputer controller for the bootstrap loading of a program from the TTY into RAM memory and the execution of programs stored in RAM, the following steps must be followed:

- 1. Place control ROMs in SIM8-01
- 2. Turn on system power
- 3. Turn on TTY to "line" position
- 4. Reset system with an INTERRUPT (Instr. RST = 00 000 101
- 5. Change instruction at interrupt port to a NO OP
- Start system with an INTERRUPT (Instr. NO OP = 11 000 000)
- 7. Load data from TTY into microcomputer RAM memory
- 8. Execute the program stored in RAM

Loading of Multiple RAM Banks

Through the use of the command "C", (CONTINUE) subsequent RAM banks may be loaded with data without entering a new data entry command and new memory bank and address designations.


Note that the CONTINUE command should only be used when the subsequent RAM will be completely loaded with 256 bytes of data. For partial loading of RAM banks, always use the DATA ENTRY command. The content of a RAM bank may be edited by using the DATA ENTRY command and revising



and re-entering sections of the bank. When a program is being stored in memory, the first instruction of the program should be located at address **900** in a RAM bank. The entire RAM memory with the exception of the last fifteen bytes of RAM bank 3 may be used for program storage in conjunction with the bootstrap loader.

Program Execution

The program which has been loaded into RAM may be executed directly from RAM.



CAUTION: When executing a program from a single RAM bank or multiple RAM banks, care must be taken to insure that all JUMP addresses and subroutine CALL addresses are appropriately assigned within the memory storage being used.

Summary of System Commands

Using Intel's special control ROMs (A0860, A0861, A0863) the following control commands are available:


COMMAND	EXPLANATION
Т	DATA ENTRY – Enter data from TTY into a RAM bank
С	CONTINUE — Continue entering 256 byte blocks of data into subsequent RAM banks
R	RE-ENTER — Re-enter a data word where a format error has occurred and continue entering data
ε	EXECUTE – Execute the program stored in RAM memory
Р	PROGRAM Program a PROM using data stored in RAM memory
L	LIST — List the content of the PROM on the TTY

The complete Bootstrap Loader Program is presented in Appendix V.

X. MCB8-10 MICRO COMPUTER INTERCONNECT AND CONTROL MODULE

The MCB8-10 is a completely assembled interconnect, display and control switch assembly which eliminates all hand wiring associated with an MP7-03/SIM8-01 setup. With the additions noted below, it becomes a self-contained system featuring the following:

- 1. General Purpose Micro Processor with I/O and Display (with SIM8-01, power supplies)
- 2. Automatic PROM Programming (with SIM8-01, PROM set A0860, A0861, A0863, MP7-03, power supplies, TTY)
- 3. Test System for checkout of programs, features single-step capability (with SIM8-01, power supplies)
- The MCB8-10 shown in Figure 20 includes the following:
- 1. All interconnect circuitry necessary to implement the programming system described in Section VIII of the MCS-8 Users Manual.
- 2. Connectors for the SIM8-01 and MP7-03 boards.
- **3.** A zero insertion force 24-pin socket for PROMs to be programmed. Appropriate connections to the MP7-03 connector are provided.
- 4. Teletype, keyboard, printer, tape punch and reader control connections to SIM8-01. Access to these signals is provided by a 16-pin socket (TTY-J8). A flat cable is provided for the connection.
- 5. Control switches (2) and logic necessary for true-complement of programmer input or output data.
- Breakout of all computer signals to open sockets for easy access. This includes output ports, flags (carry, sign, parity, zero), I/O decode (select I/O port 0, 1, 2, 3), I/O selection, cycle control, two decoded states (stop and wait), lower and higher order address.
- 7. 60 bits of LED display from SIM8-01.
- 8. All control lines are "OR-tied" to MCB8-10 or its connectors for external control,
- 9. Two toggle switches are provided for the following operations:



- a. For A0860 program (Bootstrap Loader and PROM programmer control ROMs), set the switches as shown in the figure above.
- b. For A0840 program (SIM8 Hardware Assembler) set S16* to "INTERRUPT" and S15* to "TTY".
- c. For operation not using teletype as an I/O device, set S16 to "INTERRUPT" and S15 to "IN-A0".
- 10. Two memontary pushbutton switches are used for interrupt and single step function.
- 11. 8 toggle switches are provided for interrupt instruction input.
- 12. A toggle switch is provided for "WAIT" control.
- 13. Two transformers, 115V AC/220V AC, capacitor, fuse holder and AC input jack wired to develop the unregulated 80V DC which in turn is regulated on MP7-03 to 47V DC programming voltage.
- 14. A control switch for disabling the programming voltage.
- 15. Input jacks for applying externally supplied +5V DC and -9V DC to the assembly. (Note: internal supplies are not included).

*See figure 24,

The setup for the PROM programming application is shown in Figure 21. The MP7-03 (rear) and the SIM8-01 boards are installed in the MCB8-10.




Figure 21. MCB8-10/MP7-03/SIM8-01 System

A. Micro Processor System

When the MCB8-10 is used as a microprocessor, its features, such as the display (for the output ports, I/O decode, flag flip flops, cycle control, step and wait state, and in and out control and input ports), may be utilized at the discretion of the user. As an example, consider the testing of the SIM8-01 boards loaded with a PROM containing the following program: Read Port A and Port B, add the two values and output the results at Port A. The test could be implemented by connecting 8 switches to the A and B input sockets. The actual switch circuit would consist of a single pole double throw switch wired with one pole to ground and the wiper wired to the appropriate socket connector pin in accordance with the MCB8-10 schematic. The SIM8-01 is then inserted into the "SIM8-01" connector and a bench supply connected to the +5V DC and the -9V DC input jacks. The actual test may now be performed. The system is started according to the user's instructions and the program is executed. The result appears at the LED display and may be verified for correctness. The display lights of interest are identified on the system's printed circuit board (Figure 22) as "OUTPUT PORTS" 0, 1, 2, 3 (Bits 0-7).




Figure 22. MCB8-10 Printed Circuit Board

B. Programming System

Consider the actual programming (in the hardware sense) of the 1702A PROM in the example above. The system can perform this function with the addition of an MP7-03 board inserted into the MP7-03 connector. An automatic programming system which allows data entry from a keyboard or paper tape, automatic verification, listing of ROM contents, and hands-off programming is provided by the further addition of three preprogrammed PROMs (A0860, A0861, A0863) and a modified teletype. The teletype modification consists of the addition of simple relay network described by the MCS-8 Users Manual. The procedure for programming a PROM, then, is as follows:

- 1. Insert MP7-03 and SIM8-01 boards (SIM8-01 loaded with PROMs A0860, A0861, A0863).
- 2. Connect teletype to "TTY" socket.
- 3. Connect +5V DC, -9V DC and 115/220V AC. Verify 115/220 switch is in proper position.
- Insert instruction "00000101" with the 8 toggle switches provided for interrupt instruction input (i.e., RESTART to location 0).
 - Depress "INTERRUPT"
 - Insert instruction "11000000" (i.e., NOP) with the same 8 toggle switches

Depress "INTERRUPT"

- 5. Set PROG, AC" to "ON"
- 6. Set data enable switch to "ENABLE".
- 7. Set the data "IN/OUT" switches to "TRUE" or "COMPLEMENT"
- 8. Place teletype in "ON-LINE" mode

9. Insert PROM

10. Use A0860 program directives as described in Section IX of this Users Manual.

C. Program Debugging

Program debugging may be performed by using the "SINGLE-STEP" switch and LED display provided. The procedure is as follows:

- 1. For executing program in ROM (or ROMs):
 - a. Turn off system power.
 - b. Set toggle switch to "WAIT".
 - c. Insert programmed ROM (or ROMs).
 - d. Turn on system power.
 - e. Set interrupt instruction input (using the 8 toggle switches provided) with an RST 0 (00000101) instruction.
 - f. Depress "INTERRUPT" switch.
 - g. Depress "SINGLE-STEP" switch. This causes the CPU to execute the RST 0 instruction.
 - h. Continue to depress "SINGLE-STEP" switch to advance the program one location at a time (a three-byte instruction requires three depressions of the "SINGLE-STEP" switch).
- 2. For executing program in RAM:
 - a. Load program in RAM using A0860, A0861, A0863 program.
 - b. Set toggle switch to "WAIT".
 - c. Set interrupt instruction input (using the 8 toggle switches provided) with a JMP instruction to select the desired RAM bank where the program has been loaded in step a. Enter the three byte JMP instruction as follows:

```
Load 1st byte (01000100).
```

Depress "INTER RUPT" switch.

Depress "SINGLE STEP" switch.

Load 2nd byte.

Depress "SINGLE-STEP" switch.

Load 3rd byte.

Depress "SINGLE-STEP" switch.

Set the 2nd and 3rd bytes according to the following examples:

For BANK 0 -

00000000 (2nd byte) 00001000 (3rd byte)

For BANK 1 –


00000000 (2nd byte)

00001001 (3rd byte)

For BANK 2 –

00000000 (2nd byte)

00001010 (3rd byte)



2.

ALL LEDS ARE PART NO OLE SAL-SO, PED. 3 JA TO JIS ARE MAT CABLE BOAKET

CI, TI, T2, 2204 DOCERT ARE MOUNTED ON CHARDIS




Figure 23. MCB8-10 Schematic (No. 00026)

53

For BANK 3 – 00000000 (2nd byte) 00001011 (3rd byte)

The above procedure causes the CPU to execute the JMP instruction that has been jammed in.

d. Continue to depress "SINGLE-STEP" switch to advance the program one location at a time.

- D. Procedural Precautions
- 1. CAUTION: Do not remove DC power while programming AC power is on. Permanent damage to MP7-03 and PROM may result.
- 2. The MP7-03 board should be removed when SIM8-01 is not programmed to drive it,
- 3. Power up and power down for the programming system should be performed as follows:
 - a. +5V DC and -9V DC on
 - b. Restart procedure:
 - -Restart instruction 00 000 101
 - -Interrupt
 - -Restart instruction 11 000 000
 - -Interrupt
 - c. TTY on
 - d. Programming AC on
 - e. Insert PROM
 - f. Execute
 - g. Remove PROM
 - h. Programming AC off
 - i, TTY off
 - j. +5V DC and -9V DC off




Figure 24. MCB8-10 Assembly Drawing

MCB8-10 INTERCONNECT AND CONTROL MODULE

si	M8-01			MCB8-10		18-01			MCB8-10
Pin No.	Connector	Symbol	Description	Connection	Pin No.	Connector J1	Symbol	Description	Connection
2,4	31	+5V	+SVDC FOWSE SUPPLY		57 55	J1 J1	^D 5	RAM DATA IN D ₅ Ram data in d ₆	J5-6 J5-7
84 6 86	JZ	-9V	-9VDC POWER SUPPLY		54	31	^D б Р-	RAM DATA IN D ₃	JJ-7
1,3	J2	GND	CROUND	10.00	48	J1	WAIT	STATE COUNTER	J4-1
60	J1	MD o	DATA FROM MEMORY & BIT &	J5-18	49	J1		STATE COUNTER	J4-8
63	JI	MD 1	DATA FROM MEMORY 1 BIT 1	45-16	46	. 31	T) T1	STATE COUNTER	34-7
17	J1	MD2	DATA FROM MEMORY 2 BIT 2	J5-14	45	J1 J1	1 \$707	STATE COUNTER	J4-2
77	31	MD 3	DATA FROM MEMORY 3 BIT 3	J5-13	42	J1 J1		STATE COUNTER	J4-6
38	J2	MD 4	DATA FROM MEMORY 4 BIT 4	J5-12	44	J1	T2 75	STATE COUNTER	J4-5
41	J 2	мD _Ş	DATA FROM MEMORY 5 BIT 5	15-11	44	31 31	-5 T1I	STATE COUNTER	J4-4
45	J2	мD ₆	DATA FROM MEMORY 6 BIT 6	J5-10	43	J1	- <u>1</u> -	STATE COUNTER	J4-3
74	J2	эдэ ₇	DATA PROM MEMORY 7 BIT 7	J5-9	79	J1		RAM CHIP SELECT Ø	
11	lt	1A.0	DATA INFLT PORT & BIT Ø	(\$15) ,10-1	81	31	्ल ₁	RAM CHIP SELECT 1	17.2
10	Jl	(A1	DATA INPUT PORT Ø BIT 1	J10-2	83	J]	CR.,	RAM CHIP SELECT 2	J7-3
14	J1	LA2	DATA INPUT PORT # BIT 2	J10-3	6	32	ČM.	RAN CHIP SELECT 3	J7-4
19	31	1A 3	DATA INPUT PORT Ø BIT 3	J10-4	2	32	ć₩,	RAM CHIP SELECT 4	J7-5
28	JI	IA4	DATA INPUT PORT # BIT 4	J10-5	4	J2	CH CH	RAM CHIP SELECT S	J7-6
33	31	TA5	DATA INPUT PORT Ø BIT 5	J10-6	85	31	27.5	RAM CHIP SILLET 5	37-5
37	31	TR ₆	DATA INPUT PORT Ø BIT 6	J10-7	82	31	CM,	RAM CHIP SELECT 7	J7-8
36	31	IA7	LATA INPUT PORT # BIT 7	ло-s	в5	.12	1	ROM CHIP SELECT Ø	J7-16
6	J1	^{TB} 0	DATA INPUT PORT 1 BIT Ø	J10-16	78	.12 J1	₹ 3 ,	· · · · · ·	
13	Jl	18 ₁	DATA INPUT PORT 1 BIT 1	J10-15	62	16	cs cs	ROM CHIP SELECT 1	J7-15
16	Jl	LB2	DATA INPUT PORT 1 BIT 2	J10-14			<u>cs</u> 2	ROM CHIP SELECT 2	J7-14
21	JÌ	¹⁸ 3	DATA INPUT FORT 1 BIT 3	J10-13	64	J1	cs 3	ROM CHIP SELECT 3	J7-13
25	J1	TB 4	DATA INPUT PORT 1 BIT 4	J10-12	70	31	^{CS} 4	ROM CHIP SELECT 4	J7-12
31	Jl	185	DATA INPUT PORT 1 BIT 5	J10-11	35	J 2	cs ₅	ROM CHIP SELECT 5	J7-11
34	J1	186	DATA INFUT PORT 1 BIT 6	J10-10	46	J2	್ಮ್	ROM CHIP SELECT 6	J7-10
39	Jl	IB7	DATA INPUT PORT 1 BIT 7	J10-9	72	J2	τs ₇ π	ROM CHIP SELECT 7	J7-9 J12-8
61	J2	5X g	OUTPUT PORT Ø 311 Ø	л3-16	5	J2	σ, ·	$1/0$ becode out 0_7 1/0 becode out 0	J12-8 J12-7
67	J2	⊅ā ₁	COTFUT PORT & SIT 1	J13-15	13	J2 J2	ರ ₆	I/O DECODE OUT O ₆	J12-7 J12-6
54	32	∂ A ₂	OUTPUT PORT & JIT 2	J13-14	12	J2 J2	ठ ₅ .	I/O DECODE OUT 0_3 I/O DECODE OUT 0_a	J12-5
51	32	0A 3	OUTPUT PORT # BIT 3	J13-13	15	J2 J2	ठ ₄ ं	I/O DECODE OUT C,	J12-3
53	J2	OA 4	OUTPUT PORT Ø BIT 4	J13-16			₹ <u>3</u>	I/O DECODE OUT C,	J12-3
49	5Z	0A ₅	OUTPUT PORT Ø AIT 5	J18-11	11 9	ј2 ј2	ō₂ ♂	$1/0$ becode out c_1	J12-3
50	32	DA 6	OLYPU'S PORT # BIY 6	J13-10	7	J2 J2		1	
47	22	JA.	CUTPUT PORT # BIY 7	J13-9		J1	<u>ਰ</u> ੂ	I/O DECODE OUT C _y FLAG FLIP FLOP-Sign	J12-1
75	32	<u>08</u> ,	OUTPUT FORT 1 BIT &	J13-1	. 3	- 31	র্জ স	FLAG FLIP FLOP-Sign FLAG FLIP FLOP-Zero	49-9 1-1-1-0
80	J2	0B,	OUTPUT PORT 1 BIT 1	J13-2	5		Z		J9-10
78	J2	ਨਜ਼,	OUTPUT FORT 1 BIT 2	J13-3	23	J1	۲ -	FLAG FLIF FLOP-parity FLAG FLIP FLOP-carry	.79-12
60	32	08	OUTPUT PORT 1 BIT 3	J18-4		J1 J1	ਣ	INTERRUPT INSTRUCTION INPUT #	.19-11
65	J2	⊡	OUTPUT FORT BIT 4	J13-5	7.	J1	D0	INTERRUPT INSTRUCTION INPUT 1	J9-1 10-0
57	J2	.	OUTPUT PORT 1 BIT 5	J18-6	9		L L		J9-2
62	J2	08°	OUTPUT PORT 1 BIT 6	J13-7	18 -		^D 2	INTERRUPT INSTRUCTION IMPLT 2	J9-3
55	J 2"	08,	OUTPU2 FORT 1 BIT 7	J13-8	20	J1	^D 3	INTERRUPT INSTRUCTION INPUT 3	19-4
36	52	ര്ം	OUTPUT PORT 2 BIT #	J11-16	24 27	J1 J1	⁰ 4	INTERRUPT INSTRUCTION INPUT 4 INTERRUPT INSTRUCTION INPUT 5	J9-5 J9-6
34	J2	क्ट,	OUTPUT PORT 2 SIT 1	J11-15	38	J1	D ₅	INTERROPT INSTRUCTION INPUT 5	, .9-0 ,19-7
25	J2	ನಕ್ಕೆ	OUTPUT FORT 2 HIT 2	J11-14	40	31 31	D.6	INTERRUPT INSTRUCTION INPUT 7	J9-8
24	J2	न्ट्र्	OUTPUT PORT 2 BIT 3	J11-13	59	32	^ر د	· · · ·	J8-4
22	J2	र्वे	OUTPUT FORT 2 BIT 4	J11-12	37	J2		FROM TTY CRANSMITTER IN TTY BUFFER	1
19	J2	व्दुँ	OUTPUT PORT 2 BIT 5	J11-11	83	J2		FROM TTY TRANSMITTER OUT)	J8-5 TTY, S16
16	J2	ಕ್	OUTPUT PORT 2 BIT 6	J11-10	27	J2		TAPL READER CONTROL IN	J11-1
21	52	ਕਾ,	OUTPUT FORT 2 BIT 7	J11-9	18	J2		TAPE READER CONTROL OUT	J8-7
44.	J2	00,	OUTPUT FORT 3 BIT &	J12-1		. J2		TAPE READER CONTROL (-9VDC)	J8-6
43	J2	ठ <mark>छ</mark>	OUTPUT FORT 3 BIT 1	J11-2	28				
39	32	<u>, ac</u>	OUTPUT PORT 3 BIY 2	J11-3	B4	11		DATA TO TTY RECEIVER BUYFER	J11-16
42	32	7 503	OUTPUT FORT 3 BIT 3	J114	10	J2		TO TTY RECEIVER OUT	J8-13
33	52	, ao	OUTPUT FORT 3 BIT 4	J11-5	86 40	J1 J2		TO TTY RECEIVER OUT TTY BUFFER	J8-12
29	J2		OUTPUT PORT 3 BIT 5	J11-6	20 81	J2 J2		TO TTY RECEIVER OUT 🖌 READ/WRITE	J8 -11
26	<i>3</i> 2	∞, ്	OUTPUT FORT 3 BIT 6	J11-7	72	J2 J1	IØ	MULTIPLEXER CONTROL LINES NB263	
31	13	ο Σ	OUTPUT PORT 3 SIT 7	Jan-s			slø	MULTIPLEXER CONTROL LINES 98263 MULTIPLEXER CONTROL LINES 98267	ļ
69	32	Ag	LOW ORDER ADDRESS OUT	J6-9	41	31 J1	5L)9 11	MULTIPLEXER CONTROL LINES 88263	
82	52	.й А	LOW ORDER ADDRESS OUT	J6-10	, 6 9		SL1	MULTIPLEXER CONTROL LINES N#203 MULTIPLEXER CONTROL LINES N#267	· ·
58	32	λ ₂	LOW ORDER ADDRESS OUT	J6-11	8	31	144	MOLTIPLEXER CONTROL LINES N#287 DATA COMPLEMENT	J9-16
23	₫ Z	A3	LOW ORDER ADDRESS OUT	J6-12	29 22	31 Jl	ø.	9, CLOCK (alternate clock)	J4-16
63	32	A4	LOW ORCER ADDRESS OUT	J6-13	12	J1 J1	8 ₁	9, CLOCK (alternate clock)	J4-15
17	J2	-4 A ₅	LOW ORDER ADDRESS OUT	J6-14	75	J1	₽ ₂ SYNC	SYNC OUF	J4-10
32	J2	-5 А ₆	LOW ORDER ADDRESS OUT	J6-15	30	J1	READY	READY IN	
48	22	~6 A ₇	LOW ONDER ADDRESS OUT	J6 -16	1	J1		IPT INTERRUPT IN	TTY, S16
68	J1	A ₈	HIGH ORDER ADDRESS OUT	J6-1	8	ST		BLE ENABLE OF T/O DEVICE DECODER	J4-13
67	51	~~8 Ag	HIGH ORDER ADDRESS OUT	J6-2	L L L L L L L L L L L L L L L L L L L	J2 J2	1/0 237	SYSTEM I/O CONTROL	J4.9
80	J1	A.0	HIGH ORDER ADDRESS OUT	J6-3	79	J2 J2	170 IN	SYSTEM INPUT CONTROL	J4-12
50	J2		HIGH ORDER ADDRESS OUT	J6-4	77				\$12
	51	A ₁₁	HIGH ORDER ADDRESS OUT	J6-5	50	51	N.O. N.C	PUSH BUTTON SWITCH	S12
76		A12		J6-6	53	.j1	tC.	-	
71	<i>7</i> 1	A13	HIGH ORDER ADDRESS OUT	J6-7	52	J2	°₽	OUTPUT LATCH STROBE PORT #	
74	J1	ccg	CYCLE CONTROL CODING	16-8	71	.52	^w 1	OUTPUT LATCH STROBE PORT 1	ŀ
73	J1	cc1	CYCLE CONTROL CODING		20	75	° [*] 2	OUTPUT LATCH STROBE PORT 2	[
61	51	្តិត	RAM DATA IN D	45-1 15-2	30	J2	^W 3	OUTPUT LATCH STROBE PORT 3	
15	J1	P1	RAM DATA IN D.	J5-2	22	J1		LE INTERRUPT CYCLE INDICATOR	Л2-16
<u>56</u>	31	D ₂	RAM DATA IN D	J5-3	32	11	T3 _A	ANTICIPATED T OUTPUT	
59	J1	23 23	RAM DATA IN D	J5-4	35	J1	T3 _A	ANTICIPATED T SUTPOT	
58	Jl	24	RAM DATA IN O	J5-5	1				

APPENDIX I. SIM8 HARDWARE ASSEMBLER

1.0 INTRODUCTION

The SIM8 Hardware Assembler is a program which translates a symbolic assembly language into an octal representation of the SIM8 machine language. An auxilliary program then translates the octal object code into the "BNPF" format suitable for bootstrap loading or PROM programming. The program operates on the SIM8-01 micro computer system with an ASR 33 teletype and utilizes all memory of that system. The components included are the following:

V.

8 PROMs (1702): A0840, A0841,, A0847 8 RAMs 1101): Last 256 bytes of assembler 24 RAMs (1101): Name table or object code

Upon purchase of the assembler the customer will receive the following:

8 PROMs (A0840-A0847) or 8 paper tapes 1 "SIM8 Hardware Assembler - page 8" paper tape (A0848) 1 "BNPF Tape Generator" (OCTAL) paper tape (A0849) 1 "BNPF Tape Generator" (SOURCE) paper tape (A0850) 1 "BNPF Tape Generator" Listing 1 SIM8 Hardware Assembler Listing 1 8008 Users Manual

A system block diagram is given in Figure 1.1.




Figure 1.1. SIM8 Hardware Assembler System Configuration

The assembler accepts the source text from the paper tape reader on the first of two passes and constructs a name table. On a second pass the assembler translates the source text using the previously determined name values, creates an octal object paper tape, and if directed, writes the object code into Read/Write memory.

The assembler's commands allow for TTY keyboard manipulation of R/W memory and execution of stored programs so that program debugging may be undertaken directly after assembly. If a "BNPF" tape is desired, an auxilliary "tape generator" program may be loaded and executed by the assembler.

2.0 DESCRIPTION

2.1 Assembly Passes

During Pass 1 the assembler reads the paper tape, constructs a name table and generates a listing. The listing consists of a line by line copy of the source text with each line prompted by an assembly address. When the assembler detects a source termination the process is stopped and a symbol table listing all labeled lines is generated. At this point no diagnostics have been acted upon.

During pass 2 the assembler generates an object code by reading the source tape and interrogating the name table for all labeled addresses. The object code is written into pre-assigned R/W memory or onto paper tape at the operator's option. Diagnostics performed during pass 2 result in omission of the erroneous line and a printout signaling the error. Errors detected are given below:

Detectable Errors

- 1. Unrecognized mnemonics
- 2, Unidentified labels
- 3. Illegal restart instruction
- 4. Non numeric literals
- 5. Illegal I/O instruction formats

2.2 Operating Procedures

In addition to being an assembler, this program offers some of the features of a teletype operating system. Its commands offer the operator a useful interactive mode. The commands "LOAD", "DUMP", and "BEGIN" allow the operator to read, write, and execute small programs directly from the keyboard.

The assembler requires a source text presented via a teletype reader. The first step of the assembly procedure is therefore the preparation of a punched paper tape version of the source text. (See Section 9 for details.) This is accomplished in an "off line" mode.

Before proceeding with the "on line" operations the hardware configuration must be correct. This requires a system equivalent with one exception to the SIM8-01 portion of the MP7-02/SIM8-01 PROM programming system described in the 8008 Users manual. The exception is the teletype connection. On the programming system the teletype transmit line drives both the interrupt line and the TTY buffer. The hardware assembler, however, must receive TTY data from the buffer only, so the interrupt must not be connected. A detailed description of the required connections for the Hardware Assembler is given in Section 10.

The assembler is a program which resides in nine 256 byte blocks or "pages" of memory. On the SIM8-01 eight pages are permanently stored in the "read only" section of its memory. The ninth page must be reloaded into R/W memory at each "power on" and becomes the second step in the operating procedure. To accomplish this, the paper tape containing the octal version of "SIM8 Hardware Assembler - Page 8" is placed in the reader. If the "interrupt" input is stimulated, the assembler will bootstrap its 9th page into the R/W memory.

The assembler is now ready to execute commands.

The third step of the procedure is pass 1 of the assembly. To accomplish this the source tape is placed into the reader and the command below is typed.

ASSEMBLE: 032: 000:

The numeric values select the memory origin point for the assembly. When the reader is placed in the "start" mode the assembler will read the tape, generate a listing, and assemble a name table.

The fourth step is pass 2 during which the assembler rereads the source tape and compiles the object code. Line addresses and an octal representation of the object code is printed on the TTY and, if desired, simultaneously loaded into memory. Pass 2 may be initiated by typing "LOAD:" or "LIST:". "LOAD" will result in loading of memory and "LIST" will not. If the paper tape punch is enabled, an octal tape of the object code is created. Diagnostics are performed by the assembler during this pass and errors are flagged by a "?".

At this point the errors have been flagged and an edit of the source tape may proceed. If the program has been loaded into memory interactive editing is possible. This procedure is continued until the assembly is correct.

If the "BNPF" formatted object tape is required, an auxilliary program must be loaded into memory and executed. The "LOAD:" command is used to load the program "BNPF Tape Generator" into memory. The octal tape (256 character maximum) is then loaded into another area of the memory with a second "LOAD:" command. The tape generator program is executed by asserting the command "BEGIN:". The tape generator program accepts a three digit octal value terminated by a colon as a start address and begins to translate the memory contents into the "BNPF" format. A print-out and a paper tape will be generated. Sample listings generated during each step described above are given in Figures 2.1, 2.2, 2.3, 2.4, and 2.5. Another example with a step-by-step procedure is given in Section 9.

ASTST LAB LCM JMP ASTST END

	Figure 2.1. Listing of Source Tape
	KEYBOARD ASSEMBLE: 032: 000:
	PASS 1 032 000 ASTST LAB 032 001 LCM 032 002 JMP ASTST 032 004 END
	L ASTST 032 00
1	KEYBOARD LIST:
	PASS 2 LOAD: 032: 000:
	Octal Object 032 000 301: 327: 104: 032: 000: Code

Figure 2,2. Assembly Listing

KEYBOARD -	LOAD: 01	3: 000:						
Tape	013 000	106: 32	26: 000:	106:	237:	000:	354:	066:
Generator	_ 013 150	153: 00	07: 050 :	357:	361:	007 :		

Figure 2.3. Load of Tape Generator

KEYBOARD LOAD: 012: 000:								
	Octal Object Code	-[032 000	301:	327:	104:	032:	000:	•••

Figure 2.4. Loading of Octal Object Code

KEYBOARD - BEGIN: 013: 000:					
	012:				
"BNPF" Object Code	- 000 001 002 003 004	BPPNNNNNPF • • BNPNPNNPPF			

Figure 2.5. Execution of Tape Generator

2.3 Assembly Language

The assembler operates with the 64 character subset of ASCII generated by the ASR-33 teletype with the commercial at sign, @, given special significance and control characters, carriage return, and linefeed. Instruction source fields utilize a subset of the above including numerics, upper case alphabetics, the colon, quote sign, commercial at, and the control characters.

The MCS-8 instruction mnemonics as described in the MCS-8 manual and pocket guide are recognized by the assembler. The instructions set is augmented by three pseudo operators, "PAM", "ADR" and "LOC" which simplify the assembly process.

Symbolic addressing and selection of constants are provided by the definition of labels and use of the pseudo operators. A comment field is also provided.

3.0 ASSEMBLER COMMANDS.

Five commands are used to direct the assembler which provide for teletype/memory interaction, assembly, and execution of loaded programs. They are defined as follows:

LOAD: The LOAD command is used to store keyboard or paper tape entries into consecutive locations beginning with an address specified by an address modifier. The modifier consists of 2 three digit octal numbers each terminated by a colon. The first defines a page address (see memory organization - section 5.0) and the second defines the character address.

The format, described below, requires that leading zeroes be typed. Note that the character address has the range 000 to $377_{R} = 256_{10}$. LOAD: 011: 008:

Characters of the input tape must be 3 digit octal with leading zeroes, terminated with a colon. During an assembly the LOAD command may be used without a modifier to initiate pass 2. The source tape is then loaded and the object code is printed on the teletype printer and stored into memory as well.

DUMP: The DUMP command is used to display memory contents on the teletype printer. The command requires two address modifier pairs similar to that described for the LOAD command. The first pair is the address of the last content to be printed and the second pair is the first. The format is as follows:

The printout is 3 digit octal with 8 characters per line. Each line is prompted by a 6 digit octal memory address.

ASSEMBLE: The assemble command initiates pass 1 of the assembly. It is associated with an address modifier which establishes the origin of the program to be assembled. This address need not be related to the usable memory of the SIM8-01 card performing the assembly. The format of the command is described below:

LIST: The LIST command is recognized only during an assembly. It will initiate pass 2 in such a way that the source tape is loaded and the object code printed but not stored in memory. The LIST command does not require an address modifier. Its format is simply:

LIST:

BEGIN: The BEGIN command will initiate execution of a program located at the address specified by its address modifier. If an RST ϕ instruction is hardwired into the interrupt input port, assembler control may be recovered by generating an external interrupt. It should be noted that the ninth page of memory is not protected, hence care in execution of a secondary program is warranted. The format of the instruction is as follows:

	Address Modifier				
BEGIN:	032:,	.000:			
	Page	Char,			

4.0 NUMBER SYSTEM

All numbers used by the assembler are in three digit octal form and require leading zeroes to be typed.

5.0 MEMORY ORGANIZATION

Interaction with memory requires an understanding of its utilization by the assembler. The memory consists of 3000 8 bit bytes each directly addressable by the CPU. It is organized in blocks of 256 bytes called pages as shown in Figure 5.1. Addresses are specified by 2 three digit octal numbers each terminated by colon. The first number presented to the assembler is interpreted as a page designator and the second as a character designator.




Figure 5.1 Memory Map

The assembler resides in the first 9 pages of memory. Two bytes of the 10th page are also dedicated. The first 8 pages, number 0 through 7, are preprogrammed read only memories and the 9th resides in read write memory, page 8. The last page is volatile and must be reloaded if power is removed. The memory is unprotected so care must be exercised in selection of the assembly origin if the object code is to be stored in memory.

The name table created during pass 1 begins at location 011: 020: and displaces 8 contiguous locations for each entry. The usable R/W memory for loading of object code in pass 2 diminishes as the table develops. The maximum number of names allowed is 94.

6.0 FORMAT

The assembler is a line-statement, fixed format assembler. Each field of the source statement is defined by its position in the line. If the positional format is violated the assembler will reject the statement. The format, depicted in Figure 6.1, provides fields for a 6 character label, a 3 character instruction, a 6 character operand, and variable length comment. The line is terminated by a carriage return followed by a linefeed but may be entirely cancelled by a commercial at sign, @.

Detailed descriptions of the fields are provided in the following sections.




Figure 6.1 Source Line Statement Format

6.1 Labels

Any line of the assembly may be assigned a label by placing a one to six character name into the label field. The label field is the first six positions of each line. If no label is to be assigned to the line, the field must be filled with spaces, Each entry into a label field must satisfy the following requirements.

1. The name must be left justified in the field.


- 2. The name can contain any character except the commercial at sign, @.
- 3. All unused positions in the field must be filled with spaces.
- 4. The name must appear exactly once in a label field of the source text.
- 5. The total number of names for a single assembly cannot exceed 94.

6.2 Instruction Mnemonics

All mnemonics defined in the MCS-8 Users Manual and pocket guide are recognized by the assembler. A concise description of each is provided in Appendix A. The reader is referred to the Users Manual for detailed information.


Further explanation and qualifications related to some of the instructions is given below.

JUMP and CALL: The operand field of a JUMP or CALL instruction can contain either a name or an address. If a name is used, it must be defined at some point in the source input or an error message will result. If an address is used, the assembler expects the first three digits to be the octal value of the page address and the second three to be the value of the character address. Examples of the two forms are given below:



RESTART: The assembler operates on the operand field of a RESTART instruction in the same manner as on the operand field of a JUMP or CALL instruction. Its assembled value, however, must be consistent with the 6 bit "AAA 000" format utilized by the processor. If not an error indication will result.

IMMEDIATES: All Immediate instructions such as LAI can have an operand field occupied by a three digit octal number (left justified within field) or a character surrounded by double quote marks. (See section 6.3) If an octal number is found, it will be assembled directly as the immediate value. If a quote mark is found in the first position of the field, the ASCII equivalent of the character in the second position will be used as the operand value. If the first character of the operand field is neither a number or double quote mark, an error message will result. Examples of the formats are given below:




61

INPUT: The INPUT instruction may have either a name or an octal digit with two leading zeroes. The three digit numeric value is of the form "00X" where X can vary from zero to seven. The formats are as follows:

CONSTANTS

The name must assemble to a value between 0 and 7, and numerics must be within the specified range or an error flag will result.

OUTPUT: The OUTPUT instruction format is similar to the INPUT instruction but range of operand values is larger. Numeric operands may assume values from octal 010 to octal 037. The leading zero is required. Names must assemble to values within the specified range or an error flag will result. Examples of the formats are given below:



HALT: The HALT instruction may be used as a pseudo operator. If the operand field is blank, it will assemble to its normal value of 000. If a non-zero value is placed into the first three digits of the operand field, that value will be assigned. If a quote mark is found in the first position of the operand field, the ASCII value of the digit in the second position will be assigned.

6.3 Pseudo Operators


Four additional instructions are provided to simplify the assembly process. These instructions are "pseudo operators" because they are not included in the MCS-8 instruction set. These instructions provide for name address assignment, memory block address assignment, a double register load for the H and L registers (see 8008 Manual), and termination of each pass of the assembly.

Detailed descriptions of these instructions are provided below:

PAM: The instruction "PAM" will assemble as two instructions, "LHI" followed by an "LLI". Its operand field will be interpreted as two 3 digit octal values. The first and second values specify the LHI and LLI operand fields, respectively. The values may be numeric or named, but must meet the format requirements of the JMP or CALL instructions. The realizable range of the first is octal 000 to 077 and 000 to 377 for the second. An example is given below:

SOURCE STATEMENT	
EQUIVALENT SOURCE STATEMENT	ריז ריז ריז ריז ריז ריז ביז LHI ריז ריז ריז ריז COMMENT

ADR: The instruction "ADR" is non-executable and may appear anywhere in a program except the first instruction. The address specified in the operand field will be assigned to the name specified in the instruction. With this instruction, names may be assigned to external subroutines and I/O units. An example is given below:



LOC: The instruction "LOC" is nonexecutable and must only appear after the last executable instruction. It is used to reserve blocks of memory locations directly after the assembled programs and to assign a name to the first location. The name field should contain the desired name and the operand field should contain two three-digit octal numbers to indicate the length of the array. The form of the number is the same as that used to indicate an address. For example, the number 001000 would reserve 256 locations and the number 000377 would reserve 255 locations.

END: If the instruction END is encountered by the assembler it will terminate the current pass in process.

HALT: If the operand value of a HLT instruction is non-zero it is treated as a pseudo operator. Section 6.2 provides a detailed description,

7.0 ERROR FLAGS

Diagnostics performed in pass 1 and pass 2 may result in error flags during pass 2. If an error is detected, the invalid source entry followed by a question mark is printed. If the error exists in the operand field but not in the instruction field, the object code for the instruction will be printed and punched. The assembly must therefore be repeated after source text corrections are made.

The conditions that result in error flags are described below:

INVALID MNEMONICS

Every mnemonic field must contain three letters which can be exactly identified as an instruction; otherwise, it will be rejected as an error.

UNDEFINED NAMES

If a referenced name is not found an error message will result.

INVALID RESTART ADDRESS

The RESTART instruction operates on the operand in the same manner as the JUMP and CALL instruction, except that it requires that the resulting address be one of the valid restart locations. If this is not true, an error message will result. **INVALID OPERAND FIELD FOR IMMEDIATES**

For immediate instructions, the first character of the operand field must be a number or a quote mark.

INVALID OPERAND FIELD FOR JUMP AND CALL INSTRUCTIONS

Operand fields for JUMP and CALL instructions must be a valid name or an octal number.

INVALID OPERAND FIELDS FOR INPUT/OUTPUT INSTRUCTIONS

Section 6.2 defines valid operands fields for the input and output instructions. If those definitions are violated in the source text, error flags will result.

8.0 OUTPUT TAPE

The assembler generates an octal output tape representation of the object code. Each byte is represented by three digits terminated with a colon (see Section 9). Lines of 8 bytes are prefixed by the address of the first byte. The address is not terminated by a colon and will therefore not be accepted by the assembler "LOAD" instruction.

The octal listing is compact and intended for editing operations. To perform standard Intel programming functions, a "BNPF" formatted tape version of the octal tape must be prepared. To accomplish this, a "BNPF Tape Generator" program supplied by Intel, and a page of the octal object code is loaded into memory. The BEGIN instruction is then used to execute the "Tape Generator" program which reads 256 bytes of memory, translates them to a "BNPF" format, and transmits them to the teletype for printing and punching.

As an option a "BNPF Tape Generator" source tape is provided so that the customer may assemble the auxilliary program with an origin of his choosing. Section 11 provides a detailed, step-by-step description.

A detailed description of the procedure and tape outputs is provided in Section 9.

9.0 SAMPLE ASSEMBLY WITH A STEP-BY-STEP PROCEDURE

The sample program used in this description is not executable, but includes every instruction, several register pair selections, erroneous instructions, and the pseudo operators.

STEP 1. PREPARE SOURCE TEXT

The first step, after handwriting of the program, in symbolic language, is to create a punched paper tape and print out on an ASR 33 teletype. The result of this transcription applied to the sample program is shown in Figure 9.1.

The procedure for creating the source tape is given below:

- 1. The TTY was placed in the "offline" mode.
- 2. The paper tape punch control was placed in an "on" condition.
- 3. Handwritten data was keyed into the teletype keyboard.

Some typographical errors were edited by using the TTY's backspace punch control and rubout character. The rubout is an all "1"s character which effectively deletes any character over which it is superimposed. The procedure is as follows:

- 1. Determine the number of backspaces required to return the punch to the erroneous character.
- 2. Depress the paper tape punch backspace control until the erroneous character is reached.
- 3. Enter a "rubout" from the keyboard. If a new character must be inserted, the previous character and the remaining line or lines must be deleted with rubouts.
- 4. Enter the desired character and remaining lines.

The assembler's recognition of a commercial at sign, @, may be used as an editing feature since it will effectively delete the line from the assembly process.

Some comments regarding the format are given below.

- 1. The first line of the source listing must be named.
- 2. Strict adherence to the positional nature of the format is essential.
- 3. The source listing is terminated by the pseudo operator END.

STEP 2. PREPARE SIM8-01

Step 2 of the procedure is the preparation of the SIM8-01. This requires loading of the assembler ROMs, presetting the interrupt instruction, and bootstrap loading of the last page of the assembler into R/W memory. The procedure is as follows:

- 1. Wire SIM8-01 connections in accordance with 8008 Users Manual description of MP7-03/SIM8-01 PROM Programming Systems with exceptions cited in Appendix C of this note.
- 2. Hardwire or select by switch a RESTART instruction (00000101) at the interrupt port (see 8008 Users Manual).
- 3. Install 8 1702 PROMs, A0840 to A0847, into the SIM8-01.
- 4. Connect a teletype and power supplies to the SIM8-01 as described in the section VII of the 8008 Users Manual.
- 5. Place the teletype in the "ON-LINE" mode and set the reader to "FREE".
- 6. Place the paper tape "SIM8 Hardware Assembler page 8 for 1101 RAM" (A0848) in the reader.
- 7. Depress the interrupt switch.
- 8. Place the reader in the start mode.

Approximately 256 locations will be loaded into RAM starting at location 010: 000: At completion of load the assembler is ready to receive commands. Note that its readiness to accept a command *is not* prompted by a special character such as carriage return.

STEP 3. COMPLETE PASS 1

With the reader placed in a "free" or "off" mode the source paper tape is placed into the reader. The assembler command and an origin for the program is then input from the keyboard. The command is shown below:

ASSEMBLE: 7 032: 000: , SIGNIFIES SPACE ORIGIN




Figure 9.1 Source Listing

ASSENSI	.51 0321 00	81
LINE ADDRESSES 832 388		LAS KEYBOARD INPUT
ACCELLED D1 032 884	1	LWD
ASSEMIBLER 932 983 932 985		LEI 123 LNI "."
032 047 032 049		DCL INK
432 8L(432 8L)	-	ADA ACB
4 35 813	l	SUC
832 814 832 81		SBD Nog
832 814 		አ ፈዝ ዕልዮ
#38 #28	ł	CPM
#32 #21 932 #23		ADI "A" ACI "B"
035 851 035 055		SUI "C" SBI "D"
032 831		NDI "E"
432 #33 #32 #35		XRI "F" OMI "3"
132 831 832 841		GP1 "H" RLG
032 042 032 043	1	RAC
632 644	L	RAL RAQ
832 845 832 850		JN# 029066 JFC JNP
832 853 832 854	I	JFT JHP JFS JHP
932 961		JTP JMP
#32 #64 #32 #67	I	APR. JTL APR. JTL
932 873 932 975	1	4NL 2JL 9KL 95L
038 L65	CAL	CAL CAL
632 103 632 103		GFC CAL GFZ CAL
Ø32.111 Ø32.114		CFS CAL CFP CAL
832 L 17	,	CTC CAL
435 152 435 152		CTI CAL GTS CAL
932 138 932 133		CTP 218318 451
832 134 432 135		etc RTZ
032 136	i	ats
632 131 632 146	Ł	RTP RFC
932 L41 832 L42		र72 १८४
532 (43 632 (44	1	RFP 957 4000070
832 145	l	RST TTYOT
#32 146 #32 146		ADR 998668 INP 993
032 147 032 150		INP TYIN Out 033
832 15 1 832 15 2		OUT TYOT. NLT
#32 L53	•	HLT 123
#32 154 038 155		KLT "A" Pam tstay
332 161		PAM 929133
732 165 732 165		DLLOWING INSTRUCTIONS ARE IN ERROR 0 Ina
832 166	•	INN
832 167 832 17	!	DCA
#32 1,71 #32 1,73		LAI JHP ASTSY
832 176 838 291	È	CAL RES TYOT
332 201	2	155 48669) LFN
932 293 932 293	L	CAL CAL
105 302 105 302		ADI "A"
632 211 632 211		llog instructions are nonexecutable • Loc sequei
732 212 #33 212	TSTAY	FOC 881888
#33 5(3	TYIN	ADR 803888
633 513		ADR #33#3# END
	832 888	J
JMP Cal	032 445 032 199	
	898 868 832 211	SYMBOL TABLE
TSTAY	032 212 033 212	
TYIN TYOT	843 489 433 892	J

Figure 9.2 Pass 1 Listing

The origin may assume any octal value from 000: 000: to 777: 777: without consequence if a load command is not used to enter pass 2. If a load command is used to start pass 2, the object code will be loaded into memory beginning at the specified origin. If this is done the operator must be sure that page 9 and the name table created during pass 1 are not affected. (See Figure 1.) As an example, if 30 names are used, only 512 object code locations remain available (012: 000: to 013: 377:). An example of the listing generated during pass 1 is given in Figure 9.2. The example is a test program which includes all instructions, pseudo ops, and some erroneous instructions. The assembler reads the source tape, prompts all assembly lines, ignores comments, and generates a symbol table. The completion of pass1 is evidenced by the completion of the symbol table.

STEP 4. COMPLETE PASS 2

Pass 2 requires a reread of the source paper tape so it must be repositioned with the reader in a "STOP" or "FREE" mode. A "LOAD" or a "LIST" command is used to initiate pass 2 of the assembly. The load command will cause the object code to be loaded into memory during pass 2. A list command will not affect memory. When the load instruction is used the object code must not overlap dedicated memory. (See Figure 5.1.) The commands are entered from the keyboard as follows:

LOAD: or LIST:

A listing generated during pass 2 is shown in Figure 9.3. If the paper tape punch is turned on when the "LOAD:" or "LIST:" command is typed, an octal version of the object code is generated.




Figure 9.3 Pass 2 Listing

STEP 5. EDIT AND REASSEMBLE

If errors occur during the assembly, the source text should be edited and the assembly process repeated. If no assembly errors occur, the user may elect to load the program into memory, assert the "BEGIN" command, and execute the program. Caution is warranted in this case because the load of the program or its execution may alter the name table or the 9th page of the assembler. An example of the load and execute is provided in the next section ("BNPF" tape generation).


STEP 6. CREATE A "BNPF" PROGRAMMING TAPE

The octal object tape of the assembler is not suitable for PROM programming or bootstrap loading so the next step is the conversion of the octal tape into a "BNPF" formatted tape.


In summary, this requires the following:


- 1. Loading of a "BNPF Tape Generator" program (Tape A0849) into R/W memory.
- 2. Loading a block of 256 bytes of memory with octal object code.
- 3. Executing the "BNPF Tape Generator" program which creates the desired output tape.
- A detailed description is provided below:

The "BNPF Tape Generator" program reads 256 memory locations, translates them, and sends them to the TTY. If the punch is on, a "BNPF" tape will be generated. The RAM must therefore be loaded with the octal data that must be translated. The load command; LOAD: 012: 000: was used to load the test tape into locations 012: 000: to 012: 157: as shown in Figure 9.4. Note that the load instruction does not prefix the data. Also, RAM overlap onto "BNPF" at 013: 000: and page 8 at 010: 000: must be avoided by proper addressing. With object code loaded a translation may now be accomplished. The begin instruction is used to jump to the "BNPF" program loaded at 013: 000:. The punch is turned on and 256 lines of "BNPF" tape are generated. The command; BEGIN: 013: 000: was used as shown in Figure 9.5. Long tapes must be processed in blocks of 256 eight bit codes.









10.0 HARDWARE CONFIGURATION DETAILS

The basic wiring required for the assembler is shown in Figure 10-1. This is compatible with the PROM programming system with two exceptions:

- 1. The auxilliary interrupt input (J1-1) is not used by the assembler and must be grounded. The PROM Programming System software utilizes this input to initiate a teletype receive sequence. A switched selection is recommended.
- 2. The interrupt instruction port can be permanently wired as an RST instruction for the assembler but must be selectable for the Bootstrap Loader program. To satisfy both, it is recommended that switches be used to drive inputs J1-7, 9, 18, 20, 24, 27, 38 and 40 between ground and +5V.




Figure 10,1, SIM8-01 Minimum Configuration Requirement

11.0 ASSEMBLY OF "BNPF TAPE GENERATOR"

The tape "BNPF Tape Generator" (source), tape A0850, may be used to relocate the "BNPF Tape Generator" object code. The object code, A0849, provided has origin 013: 000: and may be changed if desired.

The assembly process described in Section 9 is applied to the source tape A0850. At Step 3 (Section 9) of the assembly, the origin is changed to the value desired. When Steps 4 and 5 are completed, an object code for the relocated tape generator is created. The object tape may then be loaded at the new location using the "LOAD" command and executed using the "BEGIN" command. (See Step 6 of Section 9).

APPENDIX II. MCS-8 SOFTWARE PACKAGE - ASSEMBLER

A. Assembler Specification

1.0 GENERAL DESCRIPTION

The 8008 Assembler generates object programs from symbolic assembly language instructions. Programs are written in the assembly language using mnemonic symbols both for 8008 instruction and for special assembler operations. Symbolic addresses can be used in the source program; however, the assembled program will use absolute addresses.

The Assembler is designed to operate from a time shared terminal with input by paper tape or directly from the terminal keyboard. The assembled program is punched out at the terminal in BNPF format paper tape.

This routine is written in FORTRAN IV. It may be procured from Intel on magnetic tape. Alternatively, designers may contact several nationwide timesharing services for access to the programs.

The program specifications are presented first and are followed by a user's guide for some of the timesharing services.

1.1 Assembler Use and Operation

Source programs are written in assembly language and edited prior to assembling, using the time sharing EDITOR program. Edited programs can then be assembled. The Assembler processes the source program in two passes.

The Assembler generates a symbol table from the source statement names in the first pass and checks for errors.

In the second pass the Assembler uses the symbol table and the source program to generate both a program listing and an absolute binary program. Error conditions are indicated in the program listing.

1.2 Symbol Usage

Symbols can represent specific addresses in memory for data and program words, or can be defined as constants. Symbols are used as labels for locations in the program or as data storage area labels or as constants.

Expressions can be formed from a symbol combined by plus or minus operators with other symbols or numbers to indicate a location other than that named by the symbol. Every symbol appearing as part of an operand must also appear as a statement label or else it is not defined and will be treated as an error. Symbols that are used as labels for two or more statements are also in error.

1.3 Absolute Addressing

Object programs use all absolute addresses. The starting address is specified by a pseudo instruction at the beginning of the source program. All subroutines referenced by symbol in the main program must be assembled as part of the main program. Subroutines not assembled with the main program must be referenced by their starting addresses.

1.4 Program Addresses

Consecutive memory addresses are generated by the Assembler program counter and assigned to each source statement. Two byte source statements are assigned two consecutive addresses and three byte source statements are assigned three consecutive addresses.

The starting address is set by an ORG pseudo instruction at the beginning of the source program.

1.5 Output Options

The Assembler output is stored in files and can be read out in several forms under control of the time sharing EXECUTIVE. Some of the options available are:

a. binary paper tape at the terminal;

- b. card output at computer center;
- c. program listing at the terminal;
- d, program listing at the computer center;
- e. symbol table listing at the terminal;
- f. symbol table listing at the computer center.

2.0 INSTRUCTION FORMAT

The Intel Assembly program consists of a sequence of symbolic statements. Each source language statement contains a maximum of four fields in the following order:

- location field;
- operation field;
- operand field:
- comment field.

The format is essentially free field. Fields are delimited by one or more blanks. Blanks are interpreted as field separators in all cases, except in the comments field or in a literal character string.

Each statement is terminated by an end of statement mark. On punched paper tape a carriage return and a line feed punch terminates a statement.

The maximum length of any statement is 80 characters, not including the end of statement mark. The instruction must end prior to character 48 but the comments may extend to column 80.

2.1 Symbols

Symbols are used in the location field and in the operand field. A symbol is a sequence of one to six characters representing a value. The first character of any symbol must be an alphabetic. Symbols are comprised of the characters A through Z, and zero through nine.

The value of a symbol is determined by its use. In the location field of a machine instruction or a data definition, the value assigned to the symbol is the current value of the program counter. In the location field of an EQU pseudo instruction, the value of the operand field is assigned to the symbol.

An asterisk is a special purpose symbol. It represents the location of the first byte of the current instruction. Thus if an operand contains *-1, then the value calculated by the Assembler is one less than the location of the first byte of the current instruction.

Examples of legal symbols:

MAT START2 MIKE Z148 TED24 RONA3Z

2.2 Numeric Constants

Two types of numeric constants are recognized by the Assembler: decimal and octal. A decimal number is represented by one to five digits (0-9) within the range of 0 to 16383. An octal number contains from one to five digits (0-7) followed by the letter B. The range of octal numbers is 0 to 37777B.

Numeric constants can be positive or negative. Positive constants are preceded by a plus sign or no sign. Negative constants are preceded by a minus sign. There can be no blanks between the sign and the digits. If a minus sign precedes the number, then the complement of the binary equivalent is used.

2.3 Expressions

Expressions may occur in the operand field. The Assembler evaluates the expression from left to right and produces an absolute value for the object code. There can be symbols and numbers in expressions separated by arithmetic operators + and – Octal decimal numbers are acceptable. No embedded blanks are allowed within expressions.

Parentheses are not permitted in an expression. Thus terms cannot be grouped as in the expression Z-(4+T). That expression must be written as Z-4-T to be acceptable to the Assembler.

2.4 Location Field

The location field of a statement contains a symbol when needed as a reference by other statements. If a statement is not referenced explicitly, then the location field may be blank.

The symbol must start in column 1 of the statement. That is, if a symbol is required it must be punched immediately following the end of statement mark of the preceding statement. The Assembler therefore assumes that if column 1 is blank, the location field of that statement does not contain a symbol.

Column 1 of the location field can also indicate that the entire line is a comment. If an asterisk occurs in column 1, then positions 2 through 80 contain remarks about the program. These remarks have no effect on the assembled program but do appear in the output listing.

2.5 Operation Field

The operation field must be present and is represented by a mnemonic code. The code describes a machine operation or an Assembler operation.

The operation code follows the location field and is separated by one or more blanks from the location field. The operation field is terminated by a blank or an end of statement mark when there is no operand field and no comment field.

Examples of machine operations:

- LAB Load Register A with the contents of Register B
- CPM Compare contents of A register with contents of memory location m.

Example of Assembler operation:

ORG Set program counter to specified origin

2.6 Operand Field

The contents and significance of the operand field are dictated by the operation code. The operand field can contain the following:

blank symbol numeric expression data list

The operand field follows the operation code and is separated from that code by one or more blanks. The operand is terminated by a blank or an end of statement mark if no comments follow the operand.

Examples of operands:

DANI	MIKE2-MIKE4 +
143B	773B + X2
1869	*-1
RON+33B	AA44-22B
(blank)	

1

2.7 Comment Field

The comment field is optional. It follows the operand field and is separated from that field by at least one blank. If there is no operand field for a given operation code, then the comment field follows the operation field. Once again at least one blank separates the operation code and the comments. Comments must terminate on or before the 80th character position. If the comment extends beyond that position, it will be truncated on the output listing. Comments up to the 48th character position are printed along with the source code. If comments are in positions 49 through 80, then they are printed on the next line.

3.0 MACHINE OPERATION

Each instruction in the 8008 repertoire can be represented by a three letter mnemonic in the 8008 assembly language. For each source statement in the assembly language (except for some pseudo instructions), the Assembler will generate one or more bytes of object code. Source language statements use the following notation:

Label	 Optional statement label;
Operand	 One of the following:
data	 A number, symbol or expression used to generate the second byte of an immediate instruction.
address	 A number, symbol or expression used to generate the second and third bytes of a call or jump instruction.
device	 A number, symbol or expression used to define input/output instructions to select specific device
start	 A number, symbol or expression used to define a starting address after a restart instruction.
Comment	 Optional comment.
()	 Information enclosed in brackets is optional.

es.

3.1 Move Statements - - 1 byte, or 2 bytes when operand is used.

Move instructions replace the contents of memory or of the A, B, C, D, E, H and L Registers with the contents of one of the Registers A, B, C, D, E, H or L or with the contents of the memory location specified by H and L or with an operand from the second byte of the instruction. In what follows, r1 can represent A, B, C, D, E, H, L, or M. r2 can represent A, B, C, D, E, H, L, M or 1. If $r_1 = M$, the contents of memory are replaced by the contents of r_2 . If $r_2 = M$, the contents of r_1 are replaced by the contents of memory. If $r_2 = 1$, the contents of r_1 are replaced by the operand from the second byte of the instruction.

(Label)	Lr ₁ r ₂	data	(Comment)
Move r2	to r ₁ .		
Label	LEH	<u> </u>	Comment
		•	
Move H t	0E.		
Label	LAM		Comment
Load A f	rom men	nory.	
Label	LMB		Comment
Move B t	o memor	·y.	

Examples:

062B Comment Label LCI

Load octal 062 into C.

Label LMI 135B Comment

Load octal 135 into memory.

The contents of the sending location are unchanged after each move. An operand is required if and only if $r_2 = 1$,

Arithmetic and Logical Operation Statements - - 1 byte, or 2 bytes when operand is used. 3.2

These instructions perform arithmetic or logical operations between the contents of the A Register and the contents of one of the Registers B, C, D, E, H or L or the contents of a memory location specified by H and L or an operand. The result is placed in the A Register. In what follows, r may be B, C, D, E, H or L, M or I. If r = M, memory location is specified. If r = 1, the operand from the second byte of the instruction is specified.

3.2.1	(Label) ADr data (Comment) Add r to A.	
3.2.2	(Label) ACr data (Comment) Add r to A with carry.	
3.2.3	(Label) SUr data (Comment) Subtract r from A.	
3.2.4	(Label) SBr data (Comment) Subtract r from A with borrow.	
3.2.5	(Label) NDr data (Comment) Logical AND r with A.	
3.2.6	(Label) XRr data (Comment) Exclusive OR r with A.	
3.2.7	(Label) ORr data (Comment) Inclusive OR r with A.	
3.2.8	(Label) CPr data (Comment) Compare r with A.	
Examples:		
	Label ADB Comment Add B to A.	
	Label SUM Comment	
	Subtract the contents of the memory location specified by H and L from A.	
	Label CPI 0248 Comment	
	Compare octal 024 with A.	
An operand is required if	,	
3.3 Rotate Statements 1 byte		
3.3.1	(Label) RLC (Comment)	
	Rotate A one bit left.	

3,3,2	(Label) RRC (Comment)
	Rotate A one bit right.
3.3.3	(Label) RAL (Comment)
	Rotate A through the carry one bit left.
3.3.4	(Label) RAR (Comment)
	Rotate A through the carry one bit right.
3.4 Call Statemen	ts 3 bytes
Call instructions are us	d to enter subroutines. The second and third bytes of call instructions are generated from source
program operands and	are used to address the starting locations for the called subroutines. An operand is always required.
3.4.1	(Label) CAL address (Comment)
	Call subroutine unconditionally.
3.4.2	(Label) CTC address (Comment)
	Call subroutine if carry = 1.
· 3.4.3	(Label) CFC address (Comment)
	Call subroutine if carry = 0
3.4.4	(Label) CTZ address (Comment)
	Call subroutine if accumulator = 0.
3.4.5	(Label) CFZ address (Comment)
	Call subroutine if accumulator $\neq 0$.
3.4.6	(Label) CTP address (Comment)
	Call subroutine if accumulator parity is even.
3.4.7	(Label) CFP address (Comment)
	Call subroutine if accumulator parity is odd.
3.4.8	(Label) CTS address (Comment)
	Call subroutine if accumulator sign is minus.
3.4.9	(Label) CFS address (Comment)
	Call subroutine if accumulator sign is plus.

At the conclusion of each subroutine, control returns to the address "Label + 3".

3.5 Jump Statements - - 3 bytes

Jump instructions are used to alter the normal program sequence. The second and third bytes of jump instructions are generated from source program operands and are used as the address of the next instruction. An operand is always required,

3.5,1	(Label) JMP address (Comment)
	Jump to address unconditionally.
3.5.2	(Label) JTC address (Comment)
	Jump to address if carry = 1 .
3.5.3	(Label) JFC address (Comment)

Jump to address if carry = 0.

3.5.4	(Label) JTZ address (Comment)
	Jump to address if accumulator = 0.
3.5.5	(Label) JFZ address (Comment)
	Jump to address if accumulator $\neq 0$.
3.5,6	(Label) JTP address (Comment)
	Jump to address if accumulator parity is even,
3.5.7	(Label) JFP address (Comment)
	Jump to address if accumulator parity is odd.
3.5.8	(Label) JTS address (Comment)
	Jump to address if accumulator sign is minus.
3.5.9	(Label) JFS address ((Comment)
	Jump to address if accumulator sign is plus.

3.6 Return Statements - - 1 byte

Return instructions are used at the end of subroutines to return control to the address following the call instruction that entered the subroutine. In what follows, assume a subroutine was called as shown:

	MAIN CAL SUBRTN Comment
3.6.1	(Label) RET (Comment)
	Return unconditionally to "MAIN + 3"
3,6,2	(Label) RTC (Comment)
	Return to "MAIN + 3" if carry = 1.
3.6,3	(Label) RFC (Comment)
	Return to "MAIN + 3" if carry = 0.
3.6.4	(Label) RTZ (Comment)
	Return to "MAIN + 3" if accumulator = 0.
3.6.5	(Label) RFZ (Comment)
	Return to "MAIN + 3" if accumulator \neq 0.
3.6.6	(Label) RTP (Comment)
	Return to "MAIN + 3" if accumulator parity is even.
3.6.7	(Label RFP (Comment
	Return to "MAIN + 3" if accumulator parity is odd.
3.6.8	(Label) RTS (Comment)
	Return to "MAIN + 3" if accumulator sign is minus.
3.6.9	(Label) RFS (Comment)
	Return to "MAIN + 3" if accumulator sign is plus.

3.7 Input/Output Statements -- 1 byte

These instructions are used to input or output data, one byte at a time, between the A Register and the external device selected by the operand. An operand is always required.

3,7.1	(Label) tNP device (Comment)		
Inputs one byte of data from device to the A Register.			
3.7.2	(Label) OUT device (Comment)		

Outputs one byte of data from the A Register to device.

The device operand must have a value between 0 and 7 for input instructions and between 10 and 37 octal for output instructions,

3.8 Increment/Decrement Statements - - 1 byte

These instructions are used to increment by one or decrement by one any of the registers r. In what follows, r can represent B, C, D, E, H or L. Increment and decrement operations affect the accumulator conditions zero, parity and sign, but not carry.

3.8.1	(Label) INr	(Comment)
	Add 1 to r.	
3.8.2	(Label) DCr	(Comment)
	Subtract 1 from r	
Example:		
	Label INB	(Comment)
	Add 1 to B.	

3.9 Halt Statement - - 1 byte

The halt instruction is used to stop the 8008 processor.

(Label) | HLT | (Comment)

3.10 Restart Statement - - 1 byte -

The restart instruction is used in conjunction with an interrupt signal to start the 8008 after a halt. The program counter is set to a starting address equal to the operand multiplied by octal 10. A start operand is required which may have a value from 0 to 7.

(Label) RST start (Comment)

3.11 Load Address Statement - • 4 bytes

This instruction is used to load H and L with a memory address and is simply an assembly language convention equivalent to the two separate instructions LHI and LLI. An operand is required.

(Label) SHL address (Comment)

4.0 PSEUDO INSTRUCTIONS

The purpose of pseudo instructions is to direct the Assembler, to define constants used by the object code, and define values required by the Assembler. The following is a list of pseudo operations.

- ASB Define paper tape output
- ORG Define origin of program
- EQU Define symbol value for Assembler
- DEF Define constants for object code
- DAD Define two byte address

4.1 Program Origin

The program origin can be defined by the user by an ORG pseudo operation. If no ORG statement is defined, the origin is assumed to be zero. The origin can be redefined whenever necessary by including an ORG statement prior to the section of code which starts at a specific program location.

The format of the ORG statement is:

ORG n (Comment)

The operand n can be a number symbol, or an expression. If a symbol is used it must be predefined in the code. Example of the ORG statement:

	LAB LCD		Instruction starts in LOC 0000
	•		
	•	<i>i</i> .	
	ORG	1000B	
SAM	LCD		Instruction stored in LOC 1000
	•		
	•		
	ORG	5000B	
SALLY	DEF END	1, 4, 777B, 7000B	Data starts in LOC 5000

4.2 Equate Symbol

A symbol can be given a value other than the one normally assigned by the program location counter by using the EQU pseudo operation. The symbol contained in the location field is given the value defined by the operand field.

The EQU statement does not produce a machine instruction or data word in the object code. It merely assigns a value to a symbol used in the source code.

Format of the EQU statement:

Symbol EQU | operand | (Comment)

The operand may contain a numeric, a symbol, or an expression. Symbols which appear in the operand must be previously defined in the source code.

All fields are required except for the comment field, which is always optional.

Example of EQU statements:

TELET	EQU	4
MAGT2	EQU	2
MAGT6	EQU	6
SAM	EQU	1000B
	INP	TELET
	LAB	
	CALL	SAM
	OUT	MAGT2

4.3 Define Constant

Constant data values can be defined using the DEF pseudo statement. The data values are placed in sequential words in the object code. If a symbol appears in the location field, it is associated with the first data word. That symbol can be then used to reference the defined data.

Format of the DEF statement:

(Symbol) DEF data list (Comment)

The data list consists of one or more terms separated by commas. There can be no embedded blanks in the data list (except in a literal character string). The terms can be octal or decimal numerics, literal character strings, symbols or expressions.

A literal character string is enclosed in single quote marks ('). It can contain any ASCII characters, including blanks. The internal BCD 8 bit codes corresponding to the given characters are stored in sequential bytes, one character per byte.

Octal and decimal numbers are stored one per byte in binary.

Octal numbers must be in the range 0 to 377B:

Decimal numbers must be in the range 0 to 255.

Two's complements are stored for minus numbers.

The program counter is incremented by one for each numeric term in the data string and by n for each literal string of n characters.

Examples of data strings:

MESS1	DEF	'SYMBOL TABLE OVERFLOWED', Y-2, SUB2
MESS2	DEF	'LITERAL STRING 1', 'LITERAL STRING 2'
MASKS	DEF	77B, 177B, 130B, LABEL 3, X ÷ 3 Required masks
	DEF	24, 133, 37B, 99, 232, 'ERROR' Required constants

4.4 Define Address

Program addresses, defined by alphabetic symbols, are stored as data by the DAD pseudo operation. The 16 bit address is stored in sequential bytes; the first byte contains the 8 least significant bits and the second byte contains the 8 most significant bit of the address.

Format of the DAD statement:

(Symbol) | DAD | data list | (Comment)

The data list consists of one or more symbols separated by commas. There can be no embedded blanks in the data list.

The program counter is incremented by two for each symbol in the data list.

Examples of DAD statements:

LINK	DAD	SUB1, SUB2, SU	B3
ERRSUB	DAD	ERRORX	Print Errors
	DAD	SOCTAL, SPECM	I, SYMBOL, SEXPR, SLIT

4.5 End of Source

The end of the source code statements is defined with the END pseudo statement. The END operation code generates no object code; it merely signals to the Assembler that there is no more source code.

Format of the END statement:

END (Comment)

Note that no symbol is allowed in the location field of the END statement.

4.6 Assembler Paper Tape Output

The format of the paper tape output is defined by the ASB pseudo output. The operand specifies the format with the following mnemonic codes.

F1601– 1601 format described in Intel Data Catalog.

F8008— F8008 Format (This logic is not included in the Assembler but the position of the code is described in the PAPER Subroutine.)

The entire 80 character statement is written on the paper tape file as the first record. It is used to describe the contents of the paper tape. If no ASB pseudo operation appears, then format F1601 is assumed and a string of asterisks appear on the paper tape file as the first record.

Examples of ASB statements:

ASB F1601 Keyboard Code ASB F1601 Data Transmission Code

5.0 ERRORS

Various types of errors can be detected by the Assembler. Message is emitted following the statement which contains the error. The error messages and their meanings follow.

\$ERROR\$ ILLEGAL CHARACTER X

The special character X (such as , /.,) appears in the statement (not in the comment) or perhaps a required operand field is missing.

\$ERROR\$ MULTIPLY DEFINED SYMBOL XXXXXX

The symbol XXXXXX has been defined more than one time.

\$ERROR\$ UNDEFINED SYMBOL XXXXXX

The symbol XXXXXX has been used but never defined.

\$ERROR\$ ILLEGAL NUMERIC CONTAINS CHARACTER X

An octal number includes an illegal digit (such as 8 or 9) or the numeric contains non numeric characters,

\$ERROR\$ ILLEGAL OPCODE XXX

The operation code XXX is not one of the acceptable mnemonics.

\$ERROR\$ MISSING OPERAND FIELD

No operand found for an operation code which requires one.

\$ERROR\$ ILLEGAL VALUE = YYYYYY, MAXIMUM = XXXXXX

The numeric value of an octal or decimal number of an expression has overflowed its limit.

XXXXXX=	377B	for 1 byte operands or data word
XXXXXX=	37777B	for 2 byte operands
XXXXXX=	37B	for output device numbers
XXXXXX=	7	for input device numbers
YYYYY=	given oper	rand value

\$ERROR\$ ILLEGAL SYMBOL

A location field contains a symbol that has more than six characters or that does not start with an alphabetic.

SERRORS MISSING LABEL

The label, which is required by the EQU pseudo operation, is missing.

\$ERROR\$ SYMBOL TABLE OVERFLOW, MAXIMUM = XXXXXX

Too many symbols in source program to fit into allocated symbol table.

\$ERROR\$ LINE OVERFLOW, MAXIMUM = XXXX

Input line exceeds 48 characters; or missing carriage return.

\$ERROR\$ ERRONEOUS LABEL

Opcodes END and ORG may not have a label.

SERRORS ILLEGAL ORIGIN XXXXXX is less than XXXXXX

Value of new origin is less than current program count.

\$ERROR\$ ILLEGAL OPERAND

DAD opcode requires symbolic operand

6.0 SYSTEM OPERATION

Source programs may be entered directly from the terminal keyboard or through a paper tape reader into a file. The user can then edit the source program by calling the EDITOR routine. After editing, the user calls and runs the ASSEMBLER routine.

6.1 Output Control

At the conclusion of the Assembly process, the user can request the following output:

Local binary object tape Remote binary object tape Local program listing Remote program listing Local source statement listing Remote source statement listing Local symbol table listing Remote symbol table listing Remote card object deck

6.2 Binary Output

The formatted object code is punched out on request in sequence on 8 level paper tape.

6.3 Program Listing

The printout of the program listing will have the following format:

Columns

1-5	Location +	(octal)	of first b	ovte of ob	iect code

- 6-7 Biank
- 8-10 First byte object code word in octal
- 11 Blank
- 12-14 Second byte object code word in octal
- 15 Blank
- 16-18 Third byte object code word in octal
- 19 Blank
- 20-22 Fourth byte object code word in octal
- 23-24 Blank
- 25-72 First 48 characters of source statement

B. Tymshare User's Guide for Assembly

This section contains the operating procedure for the Tymshare PDP-10 version of the assembler. Information on manipulation and editing of files is contained in the TYMEX and EDITOR reference manuals distributed by Tymshare.

The assembly language is described in Section A of this appendix. In addition to the standard features, the Tymshare PDP-10 version of the assembler permits the use of tabs in place of blanks (outside ASCII string constants), simplifying formatting of the assembly listings. ("Tabs" are set in every eighth column in the PDP-10 system.)

To use the assembler, the user must create an assembly language source file on the disk. This file may not contain line numbers. The file name consists of one to five characters with the file name extension ".DAT".

To start the assembly, type: RUN (UPL) ASM8

When the assembly is complete, the assembler will type a stop message and return to the monitor. Output files from the assembler may then be listed or punched on the user's terminal.

Three output files are produced by the assembler:

LOGOU,DAT	contains the assembly listing
LOGBI.DAT	contains the 1601/1701 object tape
LOGMI.DAT	contains intermediate pass code (this file may be deleted to reduce storage charges)

The output from the assembler is described in Section A of this appendix. Section F contains an example of the assembly language listing.

C. General Electric User's Guide for Assembly

This section contains the operating procedure for the General Electric version of the assembler. Information on manipulation and editing of files is contained in the COMMAND SYSTEM and EDITING COMMANDS reference manuals distributed by General Electric. The assembly language is described in Section A of this appendix.

To use the assembler, the user must create an assembly language source file on the disk. This file may not contain line numbers. The file name consists of one to eight characters. Output files for the assembler must already exist or be created before starting the assembler. The files referenced are LOGOUT, LOGMID, and LOGBIN. All of these files are sequential ASCII. No password is permitted for any assembler file.

To start the assembler, type: OLD ASM8 ¥

When the program prints "READY", type: RUN ¥

The assembler will request the input file name. The user replies by typing the source file name of the file to be assembled.

When the assembly is complete, the assembler will type a stop message and return to the monitor. Output files from the assembler may then be listed or punched on the user's terminal.

Three output files are produced by the assembler:

LOGOUT	contains the assemb	oly listing
--------	---------------------	-------------

LOGBIN contains the object tape

LOGMID contains intermediate pass code (this file may be deleted to reduce storage charges)

The output from the assembler is described in Section A of this appendix. Section D contains an example of the assembly language listing (leading zeroes are suppressed by the General Electric version of the assembler).

D. Sample Program Assembly

5 2 2 6 a 3		
	TNBOL	VALUE

1:	MUL	00000
5:		60013
3 :	HULØ 81	88825
41		48836
5:	VMULS	o or 40
6 :		
7:	UMUL 01	B 80 54
8:	014	98961
9:	OIVWON	88876
10:	CIVEB1	
11 1	D: VØ 82	
12:	UƏİVS	00144
13:	40 I V	80146
14:	NDIA66	80151
15:	UD[VØ1	60173
16:	DNEG	88284

		5 2 Z E			*******	*******	•
L0C			CODE				
			** ** **	az za zz az az ez a:	*******	£ 23 82 3s 51	£
00000				+ MUL -	SLGNED	INTEGER I	HULTIPLY
0 00 00				• CALL:	ARGUMEN	TS IN C A	5 D
90 KB 8				• EXIT:	HI ORDE	R PRODUC	T IN B
000000					LO 080E	R PRODUCT	T IN C
30 80 0				REGSI	A. 8, C. D	E, AND	FLAGS ALTERED
88888				+ TIME:	1874 70	1498 MIG	CROSECONDS (BUBB)
3 86 96	258			MUL	XRA		1) COUNT AND NEGATE
00001	349				LEA		NEGATIVE ARGUMENTS
00002	222				SUC		
A 88 8 3	167	013	888		JTS	₩UL000	
88686	150	613	899		315	MULBOO	•
38811	320				LCA		
88812	346				INE		
00913				HUL000	XRA		
00014					SUO		
00015					JTS	MUL001	
80820		025	0 9 Q Q		JTZ	MULUB1	
00923					LDA		
00024					INE		
0025				MUL 201			2) MOVE COUNT MOD 2
0 90 20					RAR		TO CARAY
30 Ø2 7					CAL	UNUL	3) CALL 'UNSIGNED
00032		284	8 9 B		CTC	ONEG	HULTIPLY, IF CANNY
80035	007				RET		NEGATE RESULT: EXIT
00 V36							ER NULTIPLY
06034				+ CALL≭			
6 88 36						R PRODUC	
60036				•		R PRODUC	
30036							GS EXCEPT CARRY ALTERED
89836							ROSECONDS (COME)
6 28 36							ON HULTIPLY ENTRY
00036				•		:• C • D	+ BI
00035				UMUL	LBI	Ð	
09040		011		UNULS		9	
23042				UNVLOB			1) ROTATE CARRY INTO
86843	835				RAR		PRODUCT - HULJIPLIER

÷

	-	· · ·
NF044 320		LCA SHARED REGISTER,
00045 041		OCE FORCING NEXT LSB
00046 953 29047 301		RTZ TO CARRY LAB 2) EX(T IF STH (TERATION
89953 109 854 800 80253 283		JFC UMULO1 3) (F STEP (1) SET CARRY
00053 203 20954 032	116101-045	ADD ADD HULTIPLIČANO TO Rar product
20055 310	UMULØ1	LBA 4) ROTATE MOST SIGNIFICA
20056 104 242 800		JHP UMULON PRODUCT AND GO TU (1)
80061 90061	• D1V • • CALL:	SIGNED INTEGER DIVIDE
00261	*	HI ORDER DIVIDEND IN B LO OHDER DIVIDEND IN C
00061 00061	*	DIVISOR IN D QUDTIENT IN C
00061	*	REMAINDER IN B
00061	•	OVERFLOW FLAG IN CARRY (CY=8=>UV) A.B.C.D.E. AND FLAGS ARE ALTERED 922 TO 1416 MICROSECONOS 10008)
00061 00061	TIME	922 TO 1416 MICROSECONDS (NOUB)
20061 250	DIV	XRA 1) COUNT AND NEGATE
00062 340 00063 221		LEA NEGAŤIVE ARGUHĒNŢS Suð
00064 160 076 000		JTS DIV0000
20267 150 076 000 00272 040		JTŽ DIVDOD Ing
2 00 73 106 204 800		,CAL DNEG
00076 250	DIVOOD	XRA
00277 223 00100 160 110 000		SUD JIS DIVUØ1
00103 150 110 000		JT2 DIV001
00106 330 00107 040		
00110 304	DIV001	INE LAE 2) MOVE COUNT MOD 2
00111 032		RAR TO CARRY
00112 106 146 000 08115 032		CAL UDIV 3) CALL VOIV' RAR EXIT WITH CANRY
00116 340		LEA = Ø IF OVERFLON
00117 250 00120 262		XRA OCCURRED ORC
ØØ121 Ø63		RTS
30122 301		LAB
ø0123 223 09124 003		SUD RFC
00125 250		XRA 4) IF CARRY WAS
80126 264		ORE SET IN STEP (2)
07127 120 140 000 08132 250		JES DIVØØZ NEGATE QUDTLENT XBA AND REMAINDER
00133 222		SUC
00134 320 00135 250		LCA XRA
20136 221		SUB
20137 312	57. HE (5)	
09149 006 200 00142 922	DI V9 0 2	LA1 20/0B 5) SET CARRY AND RAL EXIT
60143 007		RET
20144 D0144		- UNSIGNED INTEGER OIVIDE HI ORDER DIVIDEND IN 8
00144		LO ORDER DIVIDEND IN C
00144 00144		DIVISOR IN D OUGTIENT IN C
02144	• •	RENAINDER IN B
¥0144		NBTE: OVERFLOW IF B >= 0
00144 10144	* TIME:	A.B.C.E, AND FLAGS EXCEPT CARRY ALTERED 724 to 1298 microseconos (8008)
20144	. VDIVS	- SINGLE PRECISION DIVIDEND ENTRY
00144 016 206 30146 046 311	UD 14 5 V 1 QU	L91 0 . LEI 9
00150 301		LAB
00151 310 30152 302	001488	LBA LAC 1) ROTATE CARRY INTO "
00153 022		RAL DIVIDENC - QUOTIENT
80154 320		LCA SHARED REGISTER; DCE FORCING NEXT MSB
00155 041 J0156 150 173 000		DCE FORCING NEXT MSB JT2 UDIVØ1 TO CARRY
00161 301		LAB 2) ROTATE MSB INTO
20162 022 00163 223		RAL MIORDER QUOLIEN) Sud 3) Subtract divisori le
06164 190 151 000		JFC UDIVER LESS THAN HI ORDER OU
00167 203 00170 104 151 000		ADD GO TO (1) UMP UDIVØØ ELSE ADD 17 BACK
00173 022	UDIVāi	RAL AND GO TO (1)
00174 340 00175 206 377		LEA 4) COMPLEMENT QUOTIENT Lal 3778 and Exit
ØØ175 206 377 ØØ177 252		LAL 377B AND EX17 XRC
00200 320		LCA
09201 384 08202 832		LAE RAR
00203 007		RET
0 8 2 6 4 0 0 2 0 4		- DOUBLE PRECISION NEGATE H1 order in B
00204 09204	•	LO ORDER IN C
80204		HI ORDER IN B
00204 00204	• REGSI	LO ORDER IN C A.B.C. AND FLAGS ARE ALTERED
00204	TIME:	76 MICROSECONDS (8008)
80204 86204 259		-32768 CANNOT BE NEGATED XRA
00204 250 00205 222	DNEG	SUC
00206 320		LCA
00207 006 000 00211 231		LAI B SBB
e0212 310		L04
00213 007 70214		RE T. END

APPENDIX III. MCS-8 SOFTWARE PACKAGE - SIMULATOR

A. Introduction

This Appendix describes the use of a FORTRAN IV program called INTERP/8. This program provides a software simulation of the INTEL 8008 CPU, along with execution monitoring commands to aid program development for the MCS-8.

INTERP/8 accepts machine code produced by the INTEL 8008 Assembler, along with execution commands from a timesharing terminal, card reader, or disk file. The execution commands allow manipulation of the simulated MCS-8 memory and the 8008 CPU registers. In addition, operand and instruction breakpoints may be set to stop execution at crucial points in the program. Tracing features are also available which allow the CPU operation to be monitored. INTERP/8 provides symbolic reference to storage locations as well as numeric reference in various number bases. The command language is described in the paragraphs which follow.

B. Basic Elements

All input to INTERP/8 is "free form". Numbers, symbolic names, and special characters may be placed anywhere within the input line (see margin commands in Section D). Comments may be interspersed in the input, but must be enclosed within the bracketing symbols /* and */,

1. Numbers. Numeric input to INTERP/8 can be expressed in binary, octal, decimal or hexadecimal. The letters B, O,

Q, D, and H following the integer number indicates the base, as shown below:

Number	Value
110118	11011 ₂
28D	28 ₁₀ -
330	338
33Q	338
1CH	1C16
28	28 ₁₀

A decimal number is assumed if the base is omitted. Note that although O is allowed to indicate octal integers, Q is also permitted to avoid confusion with the integer 0. Note that the leading digit of a hexadecimal number must be one of the digits 0, 1, ..., 9. Thus, EF2₁₆ must be expressed as 0EF2H.

On output, INTERP/8 indicates octal integers with Q and omits the D on decimal values. The base used on output defaults to decimal, but may be changed by the user. (See the BASE command in Section C.)

2. Symbolic Names. Symbolic names are strings of contiguous alphabetic and numeric characters not exceeding 32 characters in length. The first character must be alphabetic. Valid symbolic names are:

SYMBOLICNAME X3 G1G2G3 LONGSTRINGOFCHARACTERS

3. Special Characters. The special characters recognized by INTERP/8 are: = . / () + ... + ... All other special characters are replaced by a blank.

C. INTERP/8 Commands

The commands available in INTERP/8 are summarized briefly below. Full details of each command are given in following paragraphs.

Command	Purpose
LOAD	Causes symbol tables and code to be loaded into the simulated MCS-8 memory.
GO	Starts execution of the loaded 8008 code.
INTER	Simulates an 8008 interrupt.
TIME	Displays time used in the 8008 simulation.
CYCLE	Allows the simulated CPU to be stopped after a given number of cycles.
TRACE	Enables tracing feature when particular portions of the program are executed.
REFER	Causes the CPU simulation to stop when a particular storage location is referenced,
ALTER	Causes the CPU simulation to stop when the contents of a particular memory location is altered,
CONV	Displays the values of numbers converted to the various number bases.
DISPLAY	Displays memory locations, CPU registers, symbolic locations, and IO ports.
SET	Allows the values of memory locations, CPU registers, and IO ports to be altered.
BASE	Allows the default number base used for output to be changed.
PUNCH	Causes output of machine code in BPNF format.
END	Terminates execution of an 8008 program.

The commands NOTRACE, NOREFER, and NOALTER are also defined. These commands negate the effects of TRACE, REFER, and ALTER, respectively. In all cases, the commands may be abbreviated (but not misspelled!). These abbreviations are indicated with the command description.

Commands are typed anywhere on the input line, with as many commands on a line as desired. The symbol "." must follow each command.

The end of data for the execution of INTERP/8 is indicated by a "\$EOF" starting in column 1 of the last card.

1. Range-Lists. Many of the INTERP/8 commands accept a "range-list" as an operand. Tracing, for example, can be enabled for a specific range of addresses in the program. The range-list specifies a sequence of contiguous addresses in memory, or a range of numeric values to which the command is applied.

In its simplest form, a range-list is a number (binary, octal, decimal, or hexadecimal), or it may be a pair of numbers separated by the symbol "TO;" Thus, valid range-lists are:

10 63Q 50 TO 63Q 0FH TO 11001111B.

A range-list, however, can also reference a symbolic location, with or without a numeric displacement from the location. Suppose, for example, the symbols START and INCR appear at locations 10 and 32 in the source program. Valid range-lists involving these symbols are:

START	(Same as 10)
START+6	(Same as 16)
START-101B	(Same as 5)
10 TO INCR	(Same as 10 TO 32)
START+3 TO	
INCR-2	(Same as 13 TO 30)

The range-list may also contain a reference to the current value of the program counter of the simulated 8008 CPU. The symbol "*" represents this value. If the value of the program counter is 16, for example, the following is a valid range-list:

START TO * (Same as 10 TO 16)

The exact use of the range-list is illustrated with the individual commands.

2. Notation. The following notation is used to describe the INTERP/8 command structure. Elements enclosed within braces { and } are optional, while elements enclosed within the brackets [and] are alternatives, where at least one alternative must be present.

A range-list, for example, can be specified as:

range-element { TO range-element }

where a range-element is defined as:

[number {[+ number]}]

As mentioned previously, command names can always be abbreviated. The required portion of the command is underlined in the command description. The symbol "TO" in the range list can be abbreviated as "T." Thus, the range list above can be redefined as:

range-element { <u>T</u>O range-element } .

Finally, the ellipses "...." indicate a list of indefinite length.

The commands are given alphabetically in the following paragraphs starting with a prototype statement using the above notation. A brief description is then given, followed by examples.

3. ALTER range list { , range-list, range-list, . . . , range-list } .

The ALTER command is an operand breakpoint command which causes the execution of the 8008 CPU to stop whenever an attempt is made by the CPU to store values into a memory location specified in the range-list. When the breakpoint is encountered, INTERP/8 prints ALTER x, where x is the value of the program counter. Execution can be started again with the GO, RUN, or INTER commands. Examples of the command are:

ALTER 0 ALTER 0 TO 10 ALTER 10 T INCR. ALTER START + 2 TO INCR – 0AH AL 5, START, X2, 7 T 10, INCR–3



This command causes the INTERP/8 system to use the number base specified by the second argument when printing results. This command has no effect on the number bases which are acceptable in the input.

5. **CONV** range-list { ,range-list, range-list, . . . , range-list } .

The conversion command prints the values of the numbers specified in the range-list in binary, octal, decimal, and hexadecimal forms. Examples are:

CONV 23 CONV*. CON 10 TO START + 3 CO 10, 30, 28Q, 1101B T 33H

6. CYCLE Number

The cycle command causes a breakpoint to occur when the CPU cycle count reaches its current value plus the number specified in the cycle command (see the GO command, also).

7. DISPLAY display element { , display-element, . . . , display-element } .

The display command causes the values of memory locations, symbolic names, CPU registers, and IO ports to be printed. The output form of these values is determined by the current default base (see the BASE command). The width of the output line determines the output formatting (see the \$WIDTH command of Section D).

In its simplest form, a display-element can be one of the 8008 CPU registers:

CY	(carry)	D	PS (entire program stack)
Z	(zero)	E	PS 0
S	(sign)	H	PS 1 (program stack elements)
P	(parity)	L	•••
Á		HL (H&L)	PS 7
8		SP (program	n stack pointer)
С		PC (prograd	m counter)
In this	case, valid DIS	PLAY comm	ands are:
DIS	PLAY CY		
DIS	P CY, Z, H, H	L.	

D P. A. PS 0.

A display-element can also be the symbol CPU, in which case all registers are displayed.

The values latched into the IO ports can be displayed by using a display element of the form: <u>PORT</u> range-list

The ports specified in the range-list (between 0 and 31) are printed. Examples are:

DISPLAY PORT 0

DI PO 3, PO 5, PORT 5 TO 8, PO 1001B

The contents of the symbol table can be examined by using a display-element of the form:

The form

DISPLAY SYMBOLS.

prints the entire symbol table, while the form

DISPLAY SYMBOLS number.

responds with the symbolic name (\pm a numeric displacement) which is closest to the address specified by the number. Examples are:

DISP SY.

DI SY OFFH, SY 32

If the symbol """ is used in the command, the symbolic location closest to the current program counter is printed.

The values contained in memory locations can also be displayed. In this case, the display-element takes the form

		BIN
MEMORY range-list	- {	ост
]	
	1	HEX

The range of elements printed is specified in the range-list, while the form of the elements in the display is controlled by the command CODE (decoded instructions) or one of the number bases. If the form is omitted, the default number base is used in the display (see the BASE command). Valid DISPLAY commands are:

DISPLAY MEMORY 20. DISP MEM 20 TO 30H. DI M START T START+5. DI MEM 0 TO 30 CODE. D M 0 T 30 D, M 40 TO INCR+10 OCT.

The various display-elements may be mixed in a single DISPLAY command,

8. <u>EN</u>D.

The END command reinitializes the INTERP/8 system. If another program is subsequently loaded into memory, all break and trace points are reset. Otherwise, the currently loaded program may be rerun with all break and trace points remaining.

9. \underline{GO} $\left\{ \begin{bmatrix} * \\ number \end{bmatrix} \right\}$.

The GO command causes the execution of the loaded program to begin. In the case that a break point was previously encountered, the execution continues through the breakpoint. If the GO is followed by a *, the breakpoint addresses are printed as they are encountered, but the 8008 CPU does not halt until completion. If the GO is followed by a number, the effect is exactly the same as

CYCLE number, GO.

10. **<u>IN</u>TER** { number { number { number } } },

The INTER command simulates the 8008 interrupt system. The numbers which follow the INTER command correspond to an instruction and its operands which will be "jammed" into the instruction register. If no instructions follow the INTER command, the instructions from the last interrupt are used. If no previous command has been specified, a LAA (NOP) instruction is used. The INTER command causes the simulated execution to continue. Examples are:

INTER.

INT.

INTER 00010101B (this is an RST 20Q).

11. LOAD number { number }.

The LOAD command reads the symbol table and 8008 machine code into the simulated memory. The form LOAD number.

reads only the machine code from the file specified by number (see file numbering in Section D). The form LOAD number number.

reads the symbol table from the file specified by the first number and the machine code from the second file. The symbol table is in the form produced by the 8008 assembler (i.e., the first part of the listing file), and the machine code is in "BNPF" format (see PROM programming specifications in the INTEL Data Catalog). This format is also produced by the INTEL 8008 assembler. The end of the code file is indicated by a "\$" appearing in the input. INTERP/8 responds to this command by printing the number of locations used by the program. Examples are:

LOAD 1.

LOAD 6 7.

12. $\begin{bmatrix} \underline{RE} FER \\ \underline{NORE} FER \end{bmatrix}$ range-list $\{$, range-list, ..., range-list $\}$.

This command is similar to the ALTER command except that a breakpoint occurs whenever any reference to the memory location takes place. Thus, an instruction fetch, an operand fetch, or an operand store all cause a breakpoint when this command is used. Examples are:

REFER 10. RE 10 TO 300. REF 5, 7, START TO START + 5, 710. NOREF 0 TO 10.

13, <u>RU</u>N.

The RUN command has exactly the same effect as the command GO * .

14. SET. set-element { , set-element, ..., set-element } .

The SET command allows memory locations, CPU registers, and IO ports to be set to specific values. The register names described under the DISPLAY command can be used in the set-element:

register = [number]

The value of the specified register is set to the number following the "=" or to the value of the program counter if "*" is specified. Thus, valid commands are:

SET Z = 0 SE A = 3, B = 77Q, PS 0 = 0EEH. S HL = 28.

A set-element can also be the symbol "CPU" in which case all registers are set to zero, including the simulated 8008 timer. Examples are:

SET CPU.

S CP, PC = 25.

The values of IO ports can also be set by using a set-element of the form

PORT range-list = number { number number ... number }

In this case, the IO ports specified in the range-list are set to the list of numbers following the "=". If more ports are specified than there are numbers in the list, the numbers are reused starting at the beginning. Examples are:

SET PORT 5 = 10.

SET PO 6 TO 8 = 1 2 3

S PO 10 TO 13 = 770 2.

S PO 8 = 10B, PO 12 = 13H, PO 30Q = 16.

The values contained in memory locations can be altered directly by using a set element of the form

MEMORY range-list = number { number , . . number }

As in the case of IO ports, the memory locations are filled from the list to the right of the equal sign, with numbers being reused if the list is exhausted. Examples of this command are:

SET MEMORY 0 = 0,

S MEM 0 TO 50 = 0.

The SET command does not change break or trace points which are in effect.

S M START TO START+5 = 11111000B 22Q 33H.

As in the DISPLAY command, set-elements of each type may be intermixed:

SET CP, CY=0, M 5 = 10, PO 6=12, PC = 30.

15. TIME.

The TIME command causes INTERP/8 to print the number of states used by the simulated 8008 CPU since the last LOAD, END, or SET CPU command.

```
16. TRACE range-list { , range-list, . . . , range-list } .
```

The TRACE command causes the INTERP/8 system to print the CPU register contents and the decoded instruction whenever an instruction is fetched from the memory region specified in the range-list. The form of the elements in the trace is defined by the current default base (see BASE command). The trace shows the register contents and operation code before the instruction is executed. The result of the operation is found in the next line of the trace, or through the DISPLAY CPU command.

A heading showing the various columns in the trace is printed after each tenth line of the trace. Examples of the TRACE command are:

TRACE 0 TO 100. TR START TO START + 111B. NOTRACE START, INCR, FOUND TO FOUND+3, 70.

17. PUNCH range list { number } .

The PUNCH command causes the specified region of the simulated memory to be output in the BPNF format. If the number is present, the code is written into the corresponding INTERP/8 output file; otherwise the currently defined file is used. Examples are:

PUNCH 0 TO OFFH.

PU START TO FINISH.

D. I/O Formatting Commands

INTERP/8 has a generalized I/O formatting interface which is somewhat dependent upon the installation. In general, a number of files are defined by file numbers (not necessarily corresponding externally to FORTRAN unit numbers). These file numbers correspond to devices as follows:

	1	<u>NPUT</u>	TYMSHARE	GE
INTERP/8 No.	Device	PDP-10 Device	File Name	File Name
1	User's Console	TTY 5	•	
2	Card Reader	CDR 2		
3	Paper Tape	PAP 6		
4	Magnetic Tape	MAG 16		
5	Magnetic Tape	DEC 9		
6	Disk	DISK 20	FOR20.DAT	LOGOUT
7	Disk	DISK 21	FOR21.DAT	LOGBIN
	<u>(</u>	DUTPUT		
INTERP/8 No.	Device	PDP-10 Device	File Name	
1	User's Console	TTY5		
2	Printer	PTR 3		
3	Paper Tape	PAP 7		
4	Magnetic Tape	MAG 17		
5	Magnetic Tape	DEC 10		
6	Disk	DISK 22	FOR22.DAT	Disk ø1
7	Disk	DI\$K 23	FOR23.DAT	Disk ø2

I/O functions are controlled through "\$" commands which may be interspersed throughout the input.

Any input line with a "\$" in column one, followed by a non-blank character is considered an I/O command. The card is then scanned for an "=" followed by a decimal integer. The character following the "\$" and the integer value affect the I/O formatting functions as follows:

Control	Meaning	Initial Value
\$COUNT = n	Start the output line count at the value n.	1
\$DELETE ≈ n	Delete all characters after column n of the output	120
\$EOF = 1	End-of-file on this device	0
\$INPUT = n	Read subsequen input from file number n	1
\$LEFT = n	Ignore character positions 1 through n-1 of the input.	· 1
\$OUTPUT = n	Write subsequent output to file number n.	1
\$PRINT = n	Controls listing of the output. If n = 0, input lines are not printed; otherwise input is echoed.	0
\$RIGHT = n	Ignore all character positions beyond column n of the input.	80
\$TERMINAL = n	INTERP/8 assumes conversational usage if n = 1; otherwise batch processing is assumed.	1.
\$WIDTH = n	This command sets the width of the output line. Note that this affects the format of the DISPLAY MEMORY command.	72

The default values shown above assume conversational use with a teletype or similar device. The defaults can easily be changed by recompiling the INTERP/8 program.

In the case of controls which take on only 0 or 1 values (e.g., \$PRINT, \$TERMINAL, and \$EOF), the equal sign and decimal number may be omitted. The value of the control is complemented in this case.

E. Error Messages

```
E R R O R M E S S A G E S

EXECUTION ERRORS

1 PROGRAM COUNTER STACK OVERFLON

3 PROGRAM COUNTER STACK UNDERFLOM

4 MEMORY REFERENCE

1 REFERENCE UNISIDE SIMULATED NCS-8 MEMORY

2 INSUFFICIENT SPACE REMAINING IN SIMULATED NCS-8 MEMORY

3 END-OF-FILE ENCOUNTERED BEFORE EXPECTED

4 INPUT FILE NUMBER STACK OVERFLOW (MAX 7 INDIRECT REFERENCES)

5 UNUSED
```

- 10 10 FORMAT COMMAND ERROR (TOGGLE HAS VALUE OTHER THAN 0 OR 1) 11 UNUSED
- ;;'
- INVALID SEARCH PARAMETER IN DISPLAY SYMBOL COMMAND (MUST BE Symbolic Name, address, or *) DISPLAY Symbols commany invalid since nd symbol table exists 14 15 UNUSFID
- UNRECOGNIZED COMMAND OR INVALID FORMAT IN COMMAND MODE 16
- 17 16 MISSING . DR EXTRA CHARACTERS FOLLOWING COMMAND Lower Bound Exceeds upper bound or is Less than Jero
- 19
- THE FORMAT OF THE SYMBOL TABLE IS INVALID (HUST BE A SEQUENCE OF THE FORM N SY AD, HHERE N IS AN INTEGER, SY IS THE SYMBOLIC NAME, AND AD IS THE ADDRESS (IN OCTAL))
- INVALID CHARACTER IN MACHINE CODE FILE. 20 21 UNUSED

- UNPECOGNIZEO DISPLAY ELEMENT OR INVALID DISPLAY FORMAT Symbolic Name Not Found in Symbol Table Invalio adoress of no symbol Table present in Display symbol
- 23
- 24 COMMAND 25
- OUTPUT DEVICE WIDTH TOO NARRON FOR DISPLAY MEMORY COMMAND (USE SWIDTH = N 10 FORMAT COMMAND TO INCREASE WIDTH) 18V4&10 Radix in memory display command (must be code, bin, 26 OCT. OR GEC:
- 27
- 28
- OCT. ON GEUI UNRECOGNIZED SET ELEMENT IN SET COMMAND MISSING SET LIST IN SET COMMAND INVALIO SET LIST OR SET VALUE IN SET COMMAND MISSING OR MISPLACED = IN SET COMMAND HISSING PROGRAM STACK ELEMENT NUMBER IN SET PS N 30 31
- COMMAND
- INVALID INTERRUPT CODE SPECIFICATION (EITHER MORE THAN THREE Bytes, or flement exceeds 255) 32

F. Examples

Two sample INTERP/8 executions are given in this section which illustrate the commands available with the INTERP/8 system. The first example illustrates the basic commands. A simple program is constructed in the simulated MCS-8 memory. This program is then executed, showing the use of break and trace points. The second execution shows the use of symbol tables and 8008 code which is produced by the INTEL 8008 assembler. In each case, the actual commands which initiate the INTERP/8 system may vary from installation to installation.

22

.R INTS SET OK CY25P A B C D E H L HL SP PS6 9886 888 688 680 880 886*614*239*83523 868 64860 BEGIN CONV 03823. /* This is an example of the use of the interple system. IN THIS EXAMPLE. THE BASIC COMMANDS WILL BE DEMONSTRATED 110111111B 73570 3823 EEFH /* NOV CHANGE THE DEFAULT NUMBER BASE TO MEXADECIMAL */ eND A SIMPLE PROGRAM WILL BE CONSTRUCTED AND EXECUTED #/ BASE NEX. DISP CPU. /* THE NUMBER CONVERSION COMPAND IS USED FIRST */ CONV 10. HEX BASE OK 10108 120 10 AM CON 188. /* THEN CHANGE BASE 70 OCTAL */ 16000 100 8 8% Con 3 to 8. BASE OC. DI CP. 118 30 3 3H 1008 4C 4 4H 1018 50 5 5H 1108 6C 5 6H 1118 70 7 7H OCT BASE OK CYZSP 8 ς. n н ы. SP 250 Jeq 1008B 8 8H /* NON PLACE A SIMPLE PROGRAM INTO MEMORY STARTING AT LOCATION 10. /* NEXT, THE VARIOUS DISPLAY AND SET COMMANDS ARE DEMONSTRATED */ THIS PROGRAM WILL ALTER THE VALUE OF MEMORY CELL 200 BY ADDING I DISPLAY CPU. TO THE CURRENT VAUNDALUE OF THE CELL. IN SYMBOLIC FORM, THE PRO-GRAM IS AS FOLLOWS... LNI Ø. LLI 200, LDN, INB, LNB, HLT. DISP A, D. HL. THE LOAD OPERATION BELOW IS A 'DUMMY' OPERATION SO THAT MIMORY IS INITIALIZED PROPERLY. #/ A = 8 L . Ø LOAD L. HL = 0 DIS PORT 4. PS 0. MEM 5. 5 09 LOAD OK P4=0 P50 = 0 DISPLAY MEMORY 18 TO 20. /* MEMORY LOCATION 5 WAS NOT DISPLAYED SINCE NO PROGRAM HAS BEEN BASE DEC. LOADED +/ DEC BASE OK SET H = 5. L=12Q. DISP CPU. SET MEM 18 TO 28 . 001811108 0 /* THIS IS LHI 8 */ 001101100 230 /* 111 200 */ SET OK 110011118 /* LBM */ 000010008 /* INB */ CY2SP A Y2SP A ₿ C D E H L H1. SP P50 5000 566 666 666 666 6685+665+61286 666 66606 111116818 /* LND */ 0 78 HLT #/ /* NOTE THAT THE ELEMENTS WHICH HAVE CHANGED SINCE THE LAST DISPLAY ARE PRECEDED BY AN ASTERISK +/ SET OK SET HL . CEEFH. DIS CP. DI NE 18 TO 28.

56818 846 886 854 288 287 888 249 888 846 888 854 DI M 18 TO 28 CODE.

OFFIG LHISSON LLISCON LON ING HAR HET LHISSON LLI /* NOTE THAT THE 's' SEPARATES ELEMENTS WHICH ARE PART OF THE Same instruction (the secon d and third bytes are in Hex) */ CONV SCONS

11001000B 3100 200 CBH

/* WE CAN NOW EXECUTE TH E PROGRAM BY SETTING THE PROGRAM COUNTER To Location 18 */ Set PC=10. D1 CP.

SET OX CYLSP A B C D E H L HL SP PS8 8888 566 564 646 666 614 239 5323 636-80919

SE HL-Ø.

SET OK

2

ののないないであるとの

HLT CYCLE 56 DI CPU.

CYZSP A B C D E H L HL SP PS0 9000 999+901 000 800 800+600+200+00200 002+09017 DI MEN 200+

00200 081 /* MEMORY LOCATION 200 HAS BEEN INCREMATED -- NOW TURN ON THE TRACE AND EXECUTE THE PROGRAM AGAIN */ TRACE 0 TO 180. GO.

SET OK GROG GOG-OAS BOU GRO BOU GRO-OFO-FOCEDO SEC-888668 KLT MLT CYCLE 4 DI CPU.

CY23P A B C D E H L HL SP PS8 5550 265 206 209 209 209 209 200 2000 200 2000 /* Forgot to Set PC = 12, TR\ Again */ Set CPU, PC=18. GO.

/* NOW TRY THE SAME EXECUTION WITH THE TRACE EMABLED OVER ONLY

PART OF THE PROGRAM +/

NOTRACE \$ TO 180. TRACE 12 TO 14, 17.

TRACE OK TRACE OK SET CPU, PC-18. 80.

SET OK 9888 9854988 400 988 988 988 98849888 888498812 LL1 298 4049 946 946 946 862 888 9684283488280 888498614 LBM *40001 #88*803 860 000 000 200 80206 800*00017 HLT HLT CYCLE 40 /* SWITCH BACK TO FULL TRACE */ TR & TO 180.

TRACE OK Disp mem 200.

60 2.

88236 693 /* NOW RUN THE CPU FOR ONLY A FEW INSTRUCTIONS AT A TIME. IN THIS WAY THE EXECU TION GAN BE MONITORED EASILY */

GO DX CYZSP A B C D E H L HL SP P58 9081 860 603 860 808 888 868 268 86268 888 86617 HLT HLT CYCLE 44 SET CPU, PC=18. GO 2.

GO OK 9888 888 888 888 888 888 888 888 288 68288 886 88814 LBM CYCLE AT 15 DI CPU.

 CYZSP
 A
 B
 C
 D
 E
 N
 L
 NL
 SP
 PS0

 8000
 8000
 8000
 8000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000
 2000<

WHEN A PARTICULAR INSTRUCTION IS FETCHED. */

SET CPU.PC-10. TR 8 TO 100. REFER 12 TO 14.

SET OK TRACE OK Refer ok GD.

HELEY VI 15 FOLO 400 BB2 554 592 525 595 626 826 82682 2468+93215 FUI 558 FUI 9 FUI

/* THE EXECUTION CAN ALSO BE STOPPED WHEN THE PROGRAM REFERS To memory locat! On 200 */

REFER 200. NOTRACE & TO 180. SET CPU.PC-18. GO. THIS EXAMPLE SHOWS A COMPLETE ASSEMBLY AND INTERPIB EXECUTION BEEEB OK TRACE OK SET OK REFER AT 14 DI CPU. * SAMPLE MCS-8 PROGRAM (PAGE 47 OF 8888 MANUAL) Start LLI 200 LHI 8 TYPE ASMI.DAT START 1.00P T.AM CPI 46 JTZ FOUND CYZSP A B C D E X L NL SP P56 8886 988 896 688 688 688 888 88286 888 88614 DI NEX 14 CODE. CAL INCR LAL CP1 228 JFZ LOOP RET 96814 LBM Found Incr GO 1. DI CP. INL 1 MH CO DX CYCLE AT 15 CYZSP A B C D E H L HL SP PSA 6680 858+855 656 868 868 868 280 30205 558+60615 RET END -R ASME /* THIS SHOWS THE VALUE FETCHED FROM LOCATION 200. WE CAN STOP THE PROGRAM ON A STORE INTO LOCATION 288 AS WELL */ PLEASE TYPE INPUT FILE NAME ASMI NOREF 298. ALTER 208. SET CP. PC-18. 60. REFER OK ALTER OK SET OK BOOS INTEL ASSEMBLER ------ALTER AT 16 DI CPU. CPU TIME: 3.72 ELAPSED TIME: 9.73 NO EXECUTION ERRORS DETECTED CYZSP A B C D E H L HL SP PS0 *0001 800**000 800 800 800 800 200 40280 800**00816 D M 16 CO. EXIT 10 80816 LMB /* THE REGISTER DUMP SHOWS THAT & WILL BE STORED AT LOCATION 200. EXAMINE LOCATION 288, RUN THE MACHINE FOR ONE CYCLE, AND EXAMINE .RENAME FOR28.DAT = LOGOU.DAT, FOR21.DAT = LOGBI.DAT FILES RENAMED: THE CELL AGAIN #/ LOGOU -DAT LOGBI .DAT DT NEM 200. GD 1. DT MEN 288. 88208 885 .TYPE FOR28-DAT GO OK CYCLE AT 17 ------------SYMBOL VALUE **66268 55**6 1: START BEBBB 2: LOOP 99984 3: FOUND 96423 4: INCR 95824 /* NOW GET A COMPLETE MEMORY DUMP IN BINARY */ DI MEN & TO 7778 BIN. -----ŧÇ. .TYPE DOR TU TYPE FOR21.DAT 46198 8485400888 868868463 588461163 506888688 586868683 866996668 68294 985568688 995965958 588686668 5885688 6887555888 588686868 56518 568688888 588885683 ******* ******** /* AND THEN PUNCH THE CODE BETWEEN LOCATIONS 10 AND 28 (WE WILL USE THE CONSOLE AS THE OUTPUT DEVICE > */ ******* PUNCH 10 TO 28 1. ВИМРРИРТИГ ЗРРИМРИИК ВИКРИРРИК ВИМИМИКИ
 ВСРИМИРРТ ЗИМРРРИК ВИМРИРРИК ВИРИМРИК
 ВИМИРИРГ ЗИМРИМИК ВИРИМРРИК ВИМИМРИРК
 ВИМИМИМИК ВИРИМРИК ВИМИМИК
 ВИМИКИМИК ВИРИМРИК ВИМИМИКИ
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМРИК ВИМИКИМИК
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИК
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИКИ
 ВИМИКИМИК ВИРИМИКИМИК
 ВИМИКИМИК ВИРИМИКИМИК
 ВИМИКИМИКА
 ВИМИКИМИК ВИРИМИКИМИК ВИМИКИМИК **** BUNNERNNET ENNENDERNE BUNNERNET BUNNENNEN 32 BUNNERNET BUNNENNET ENN +C ******* END-SEOF THE CODE FILE MUST BE TERMINATED BY A \$ IN THE INPUT -- USE TECO CPU TIME: 12.93 ELAPSED TIME: 46:12.73 No execution errors detected TECO FOR21 .DAT

SET OK 32 55 a 12 ** 35 7-*815733 32 Banashanaf Bankalearf Bankanser Banananar . 00200 043 046 048 032 120 043 046 048 032 120 043 /* Get a complete trace of the program */ TR 0 to 0100. **=15** 15 +EX\$\$ -R INTS TRACE OK 60. LOADING LOADER 16K CORE EXECUTION RL SP CYZSP CY25P A B C D E K L KL SP PSØ *8088=866=868=868=868=866=866=866=866=868=868 LLI 206 8866 698 698 288 286 886 688+200+88286 686+86882 BEGIN LHE B /* THE SYMBOL TABLE AND CODE WILL NOW BE LOADED */ LAM 8000+843 860 868 868 868 888 288 88266 886+88865 LOAD 6 7. CPI 46 JTZ 19 32 LOAD OK D1 SYMBOLS. 1018 843 888 898 886 888 888 289 28288 888*88818 CAL 20 1615 543 000 800 600 860 860 288 98288+001+68013+80820 INL 8008080 00080 00685 START 8088840 00004 88848 LOOP 8888230 88819 0013H FOUND 8888240 88825 8814H INCR *1011 843 658 688 856 868 468+281+68281 681 88813+68821 DI SYMBOL LOOP. LAL 8898840 88884 8884H LCOP 1611+201 060 050 000 600 800 201 00201 668+88814 CP1 220 \ DI SYNDOL ZAP. D. CY25P ۵ Ð с E. н 1. HL SP 250 1911 201 688 888 888 888 888 888 281 88281 888+88816 (80027) ERROR 23 NEAR ZAP /* ERROR MESSAGE HAS LINE NUMBER ERROR NUMBER AND ITEM IN ERROR. IN JF2 4 1011 201 000 000 000 000 000 201 00201 000+00004 LAM 1011+8446 888 882 800 888 800 201 08201 068×888655 THIS CASE, THE SYMBOL COULD NOT BE FOUND IN THE TABLE */ CP1 46 #0101 846 800 000 800 900 800 201 90281 000+00007 JT2 19 0181 846 888 988 898 898 898 898 808 201 88281 888*88819 DI SY ISH. RET EXECUTION ERROR 2 AT 22 FOUND D1 SY 12H. /* THE ERROR OCCURS BECAUSE THE PROGRAM TERMINATES WITH A RET RATHER THAN A HLT. FIX TH E INSTRUCTION IN MEMORY #/ FOUND-1 DI SY 8. DT MEN 19. L00P+4 DI SY *. 00019 887 DI MMNMNEM 19 COD. START /* NOW TAKE A LOOK AT MEMORY IN HEXADECIMAL AND IN CODE FORMAT */ DI MEN & TO ING KEX, MEM Ø TO 100 CODE. GRALS RET SET M 19 = 0. DI MEM 19 CO. SET OK 00019 HLT BORSS BAN SON BAN BON BON NOTR Ø TO 100. SET CPU. GO. TRACE OK SET OK HLT CYCLE 117 00096 HLT HLT HLT HLT HLT DI CPU. /* THIS PROGRAM SEARCHES FOR A 46 STARTING AT LOCATION 200 IN MEMORY. WE WILL START BY PLACING A SEQUENCE OF NUMBERS IN THESE TIME. LOCATIONS +/ TIME=117 /* SET SELECTIVE BREAK POINTS */ SET MEM 200 TO 216 = 43 46 48 200 11118868. DI MEM 200 TO 210.

-1. j.,

- 2

REF START, INCR+1, LOOP. SET CPU. GO.

REFER ON Set on Refer at 0 DI Sy +.

START 6+

REFER AT 4 DI SY ** GO.

LOOP Refer at 21 DI SY +, 60.

INCR+1 REFER AT 4 D SY.

REFER OK /* SET SELECTIVE TRACE POINTS (TRACE AND REFER POINTS CAN BE IN EFFEC?

AT THE SAME TIME, IF DESIRED) */

TR START, LOOP, FOUND, REFER FOUND. GO.

TRACE OK

REFER 0X +1011+201 000 000 000 000 000 201 96201 060+00004 LAN *5101+946 568 668 666 866 866 201 06281 860+86019 NLT REFER AT 19 D1 CP-

CYZSP A B C D E H L NL SP PS8 B1\$1 846 868 668 668 868 868 261 88261 666 86819 SET CP- 60. SET OK +00000+500 400 400 400 800 655+005+0000 000+600 LL1 200 6000 045 600 000 800 800 400+201+00201 000 50004 LAM +1011+201 500 500 500 600+201+00201 000 50004 LAM +0101+201 500 500 500 500 201 60201 000+50019 LAM +0101+846 600 500 500 500 201 60201 500+50019 KLT REFER AT 19 GO.

6181 846 888 868 888 888 281 88281 888 888 8 KLT KLT GYCLE 117

/* THE ONLY REMAINING COMMANDS TO ILLUSTRATE ARE HTHE SET AND IDISPLAY

PORTS COMMANDS +/

DI PORT 4.

.

PA=6 DI PORT 4, PO 3, PO 7 TO 100.

P4=6 P3**≈6** P7≈5 P8≈6 D1 PG 28 TD 25.

P20-0 P21-0 P22-0 P23-0 P24-8 P25-0 SET PORT 5 - 110011000, P0 10K - 559.

SET OK DI POR 5 TO 17.

P5=284 P6=8 P7=8 P8=8 P9=6 P18=8 P11=8 P12=0 P13=0 P14=8 P15=0 P16=45 P 17=0 END.

SEOF

APPENDIX IV TELETYPE MODIFICATIONS

The SIM8-01 microcomputer systems and associated software have been designed for interface to a model ASR 33 teletype wired in accordance with the following description.

The ASR 33 teletype must receive the following internal modifications and external connections:

Internal Modifications

- 1. The current source resistor value must be changed to 1450 ohms. This is accomplished by moving a single wire. (See Figures 5 and 6.)
- 2. A full duplex hook-up must be created internally. This is accomplished by moving two wires on a terminal strip. (See Figures 4 and 6.)
- 3. The receiver current level must be changed from 60mA to 20mA. This is accomplished by moving a single wire. (See Figures 4 and 6.)
- 4. A relay circuit must be introduced into the paper tape reader drive circuit. The recommended circuit consists of a relay, a resistor, a capacitor and suitable mounting fixture. An alternate circuit utilizes a thyractor for suppression of inductive spikes. This change requires the assembly of a small "vector" board with the relay circuit on it. It may be mounted in the teletype by using two tapped holes in the mounting plate shown in Figure 1. The relay circuit may then be added without alteration of the existing circuit. (See Figures 2, 3, and 6.) That is, wire "A", to be connected to the brown wire in Figure 2, may be spliced into the brown wire near its connector plug. The "line" and "local" wires must then be connected to the mode switch as shown. Existing reader control circuitry within the teletype need not be altered.

External Connections

- 1. A two-wire receive loop must be created. This is accomplished by the connection of two wires between the teletype and the "SIM" board in accordance with Figure 6.
- 2. A two-wire send loop similar to the receive loop must be created. (See Figure 6.)
- 3. A two-wire tape reader loop connecting the reader control relay to the "SIM" board must be created. (See Figure 6.)




Figure 1. Relay Circuit (Alternate)



Figure 2. Distributor Trip Magnet





Figure 3. Mode Switch (Rear View)




Figure 4. Terminal Block



Figure 5. Current Source Resistor



EC IS EXTERNAL CONNECTION







Figure 7. Block Diagram

APPENDIX V. PROGRAMMING EXAMPLES

MNEMONIC		OPERAND	EXPLANATION	BYTES	LOCATION	ROM CODE	COMMENT	
Start:	LLI	200	Load L with 200	2	100	00110110		
					101	11001000	(200)	
	LHI	0	Load H with 0	2	102	00101110		
					103	00000000	(O)	
Loop:	LAM		Fetch Character from Memory	1	104	11000111	ASC II	
	CPI	10.70	Compare it with period	2	105	00111100	ASC II	
			• •		106	00101110	(+)	
	JTZ	Found	If equal go to return	3	107	01101000		
					108	01110111	(110)	
					109	00000000	(119)	
	CAL	INCR	Call increment H&L	3	110	01000110		
			subroutine		111	00111100	(60)	
					112	00000000	(00)	
	LAL		Load L to A	1	113	11000110		
	CPI	220	Compare it with 220	2	114	00111100		
			·		115	11011100	(220)	
	JFZ	Loop	If unequal go to loop	3	116	01001000		
		•	, .		117	01101000	(104)	
					118.	00000000	(104)	
Found	RET		Return	1	119	00000111		
INCR:	INL		Increment L	1	60	00110000		
	RFZ		Return if not zero	1	61	00001011		
	INH		Increment H	1	62	00101000		
	RET		Return	1	63	00000111		

A. Sample Program to Search A String Of Characters In Memory Locations 200-219 For A Period (.)



Subroutine to Search for Period.

		ape Reader Control Program (A0800)	
BEGIN	LAI 1 OUT 12B	SUPPRESS TTY Output 2	
	XRA	CLEAR AC	
	OUT 138	OUTPUT 3 - TAPE READER CONTROL	
	CAL TAPE	CALL FOR TAPE READER CONT. RT.	DELAY
TAPE	LAI I	TAPE READER ENABLE CODE	DI
	OUT 13B	OUTPUT 3 - ENABLE TAPE READER	
		TAPE READER CONTROL DELAY WAIT FOR TTY START PULSE	
TTY	HLT CAL TTYES	TTY DELAY - 4.465 MSEC.	D. R
	XRA	TAPE READER DISABLE CODE	
		OUTPUT 3. DISABLE TAPE READER	BEGIN
	INP 08 LCI 255	INPUT O, READ START PULSE Complement TTY START PULSE	
	XRC	EXCLUSIVE-OR REG. C	
	OUT 128	OUTPUT 2. OUTPUT START PULSE	
	LEI 248	TTY DATA SAMPLING COUNTER	
TTYIN	CAL ITYD1 INP OB	TTY DELAY - 9+012 MSEC+ Read TTy data input	
		COMPLEMENT TTY DATA	
	XRC	··· • ·· · · · · · · ·	LMI
	OUT 12B	OUTPUT 2. TTY DATA OUT	LM2
	RAR LAB	STORE TTY DATA Load TTy data to Rec+ B	
	EAR	RAUN TEE DUTU IA UPAA P	
	LBA	LOAD AC TO REG. B	
	INE		
	LAB	JUMP IF ZERO F/F IS NOT SET Load Reg. B to ac	
	OUT 11B	OUTPUT 1, TTY CHARACTER	
	SUI 128	REMOVE PARITY BIT	REPT4
	LBA	STORE TTY INPUT DATA	DEDTA
	CAL TTYDI Lai 1		REPT3
		SUPPRESS TTY	
	RET		
TIYDI	LDI 115 IND	9.012 MSEC. DELAY	
ST	JFZ ST	D = C + 1	
	RET		REPTS
TTYD2	LDI 186	4.468 MSEC. DELAY	
ST2	IND	D = D + 1	REPT5
	JFZ STR		
	RET		
	END		
C. Me	mory Chip S	Select Decodes and	
		Program (A0801)	
BEGIN			
05917	OUT 10B	LOAD 15 TO AC Write to output o	05051
	OUT 11B	-	REPT1
	0UT 12B		
	OUT 13B		
	JUT 14B JUT 15B		
	OUT 16B		
	OUT 178		
	CAL DELAY Cal delay	DELAY 16-436 MSEC-	CONT
	CAL DELAY		
	CAL DELAY		
	XRA	CLEAR AC	
	OUT 108 OUT 118		
	OUT 128		
	OUT 138		
	0UT 149		
	OUT 155 OUT 165		
	OUT 17B		ERROR
	LCI 240	LOAD 240 TO REG. C	
	LLI 252B	LOAD 252B(OCTAL) TO REC. C	
CSTESI	LHI O Lah	LOAD O TO REC. H Load H to ac	
	OUT 10B		
	LAL OUT 118	LOAD L TO AC	

CLEAR AC WRITE AC TO MEMORY

OUT 11B XRA LMA

	CAL	DELAY	
	CAL	DELAY	
	INH		H = H + 1
	INC		C = C + 1
	JFZ	CSTEST	•. ·
	JMP	BEGIN	
LAY	LDİ	0	LOAD O TO REC. D
	IND		D = D + 1
	JFZ	D1	
	RET		
	END		
D		Tont Drov	Marana (A0902)
n/	RIM	est rroț	gram (A0802)
GIN	LAI	0	LOAD O TO AC

- -

a **,** .

ស	LAI O	LOAD O TO AC
• • •	OUT 10B	WAITE TO OUTPUT O
		WRITE TO OUTPUT 1
	OUT 116	
	OUT 12B	WRITE TO OUTPUT 2
	OUT 13B	WRITE TO OUTPUT 3
	LBI 8	LOAD 6 TO REC. B
	LCI O	LOAD O TO REC. C
	LHI B	LOAD 8 TO REG H
	LLI O	LOAD O TO REC. L
	XRA	
		CLEAR AC
	LMA	LOAD AC TO MEMORY
	INL	i ≖ i + 1
	CPL	AC - L
	JFZ LM2	JUMP IF AC IS NOT ZERO
	INH	H = H + 1
	LAI 12	LOAD 12 TO AC
	CPH	AC-H
	JFZ LMI	JUMP IF AC IS NOT ZERO
·		000P 1P AC 13 A01 22A0
	LHI 8	
F4	LAB	LOAD REC. B TO AC
	0UT 10B	
F3	LLC	LOAD REC. C TO L
	LAC	LOAP REC. C TO AC
	OUT 13B	• • · · · ·
	LAI 255	LOAD 255 TO AC
	LMA	LOAD AC TO MEMORY
	CPM	AC-M
	JFZ ERROR	JUMP IF AC IS NOT ZERO
12	Lah	LOAD REC. H TO AC
	OUT 10B	
61	XRA	CLEAR AC
	INL	L = L + 1
	CPL	AC - L
	JTZ REPTI	JUMP IF AC=0
	LAL	LOAD REC. L TO AC
	OUT 118	
	XRA	CLEAR AC
	CPM	AC-M
	JFZ ERROR	JUMP IF AC IS NOT ZERO
	JMP REPTS	
11	INH	H = H + 1
	LAI 12	
	СРН	
	JTZ CONT	
	XRA	
	CPn	
	JFZ ERROR	
	JMP REPT2	
1	LHB	LOAD REC. P TO H
	XRA	
	INC	C = C + 1
	CPC	AC - C
	JFZ REPT3	D - D + •
	INB	B = B + 1
	LHB	LOAD REC. P TO H
	LAI 12	
	CPB	AC-8
	JFZ REPT4	
	JMP BECIN	
R	LAI 240	LOAD 240 TO AC
	ADB	AC=AC+P
	OUT 10B	THE REPORT A
		10AD DEC 1 20 40
	LAL	LOAD REC. L TO AC
	OUT 11B	
	LAM	LOAD MEMORY TO AC
	0UT 128	
	LAC	LOAD REG. C TO AC
	OUT 13B	
	HLT	
	END	

Ε.

•

Bootstrap Loader Program (Intel Tape Numbers A0860, A0861, A0863, Nov. 16, 1972)

		•		0.00	.	A0863, Nov. 16,		-					
	L		HECIN		1	SUPPRESS ITY	131 1 132 6	6 126 6	o		INC JMP		C=C+1
2 85				JUT XRA	15B	OUTPUT 2 CLEAR AC	135 J 137 12				LÐI ADB	10	B = 10 AC=AC+B
4 67				OUT		OUTPUI 3 - TAPE R	139 20	Ċ.			LBA		LOAD AC TO REC B
5 C			EADER Ç	ontr HL1	JL		139	6 48 0			LAI ADC	48	A=A+45 A=A+C
6 66 806	6 1	L			START		142 4	8			INL.		Ն≖L+}
9			* *†ELSTY	PE T	APE READER & 120 CON	TC:	143 24 144	8 6 46			LNA LAI	48	LOAD A TO M A=A+48
9			*				146 12	9			ÁÐB		A=A+B
961	1		TAPE E CODE	LAI	1	TAPE READER ENAPL	147 4 148 24				inl Lma		L≠L+1 Load a tù M
11 87				OUT		OUTPUT 3 - ENAPLE	149	7			RET		RETURN
18 0			TAPE R Tiy	HLT	4 7	VALT FOR ITY STAF	159 150			* *TTY 00	ITPUT	ROUTINE	
			T POLSE		1.04	ITY DELAY - A MSE	150			*	-		
13 30 194	4		ç.	ւրլ	194	III DEGHT - W HDE		2253 055	0	TTYOUT TTYO		253 TTYDI	C≠253 Delay - 9+012 Mse
15 24	5 (IND JFZ	670				•	с.			
16 72 11 19 165				XRA	312	TAPE READER DISAE	155 1	6 2 152	o		INC JEZ	ттүо	C≖C+I
			LE CODE		105	OUTPUT 3, DISAPLE	159 16	8	•		XRA		
20 A7			TAPE E	OUT EADE			160 9 161 2	5 2 846			DUT LCI		TTY START PULSE REG C=248
21 85			START P	OUT DECE		OUTPUT 2, OUTPUT	163 7		0	1111		TTYDI	TTY DELAY - 9-018
22 36 24	8			LEI		TTY DATA SAMPLING	166 19	3		MSEC-	LAB		LOAD DATA TO AC
24 70 5		•	COUNTS TTYIN		17751	TTY DELAY - 8.7 %	167 8	5			OUT	128	OUTPUT DATA
24 70 5	3 5 1	0	SEC.				168 2	6		RY	RAR		STORE DATA IN CAR
R7 65			UT	1NP	95	READ TTY DATA INP	169 80				LBA	_	LOAD A TO P
28 44 25	55			XR1	255	COMPLEMENT TTY DA	170 172 g	6 C 6			LAI RAS	⁰	AC = 0 Restore pata bit
30 85			TA	out	197	OUTPUT 2. TTY CAI	173 18	9			ACB		RESTORE DATA
30 65			A OUT		15D		174 20				LBA		STORE C=C+1
31 26 32 193				RAR LAE		STORE ITY DATA Load try data to		2 163	C			TTYI	JUMP IF AC IS NOT
38 143			SEG. B	LHE		COND 113 DMAR 10	179 7	0 55	0	ZERO	CAL	TTYDI	TTY DELAY • 9-012
33 26 34 200				rar Lsa		LOAD AC TO REC. B			-	MS SC			
35 32				1NE		E = E + 1		61 5			LA1 OUT		A=A+1 SUPPRESS ITY
36 72 2	24	0	15 NOT		TTYIN	JUMP IF ZERO F/F	165	7			RET		
39 193			15 001	LAB		LOAD REG. B TO AC	186 186			+ +CARRIA	CE E	ETURN & LINE FEED	
40 36 12	27			NDI	127	REMOVE PARITY BIT	186			• 1			
42 200			ATA	LBA		STORE ITY INPUT D	186 1	4 1 4 1		CRLF CR	LBI	215B	CABRIACE RETURN -
		0			ITYD1			0 150	0			TTYOUT	TYPE CR
46 6 46 85	L			UAT Out		SUPPRESS TTY		4 138 0 150	o			212B 2179UT	LINE FEED - LF Type LF
49 7				RET		NOP	196	7	•		RET		
50 192 51 192				LAA LAA		NUP	197 197			* *ERROR	SIC		
52 192				LAA			197						
53 192 54 192				LAA LAA				4 191 0 150	0	ERROR		277B TTYOUT	(7) TYPE (?)
55			-						Ŷ				1166 117
								7			RET		
55 55			TTY DI	ELAY	- 8.7 MSEC.	1	203	7		+) INTRALEY DAW BANK	
55 55 30 12	51		* TTYD1	LD!		R.7 MSEC. DELAY	203 203 203			+ +TYPE E +	ANC	DENTIFY BAM BANK	
55 55 30 12 57 24		0	•	L D I 1 N D	121	R+7 MSEC+ DELAY D=D+1	203 203 203 203 7	0 166	o	+ +TYPE E + Adresh	ANC Cal	CRLF	1045 (8)
55 55 30 12 57 24 58 72 5 61 7		0	* TTYD1	LD!	121		203 203 203 203 7 206 1 206 7	0 186 4 194 0 150	0	+ +TYPE E + Adresh	CAL CAL LBI CAL	CRLF 302b Ttyout	LOAD (B) Type (B)
55 55 30 12 57 24 58 72 5 61 7 62		0	* TTYDI ST	LD! 1 ND JFZ RET	121		203 203 203 203 7 206 1 206 7	0 166 4 194		+ +TYPE E + Adresh	CAL Lei	CRLF 302b Ttyout	
55 55 30 12 57 24 58 72 5 61 7 62 62 62		0	* TTYD1 ST * *BCD T(LDI IND JFZ RET Blt	121 ST	D≖D+1	203 203 203 203 7 206 1 206 7	0 166 4 194 0 150 0 12	O	+ +TYPE E + Adresh NPUT	CAL CAL LBI CAL	CRLF 302b Ttyout	TYPE (P)
55 55 30 12 57 24 58 72 5 61 7 62 62 62 62 199		0	* TTYDI ST	LDI IND JFZ RET Blt	121 ST NARY CONVERSION		203 203 203 203 205 7 206 1 208 7 211 7 214 24	0 186 4 194 0 150 0 12 9	O	+ + TYPE E + Adresh Nput Mory	CAL LBI CAL CAL CAL LMB	CRLF 302b Ttyout	TYPE (P) Call for TTY KB I
55 55 30 12 57 24 58 72 5 61 7 62 62 62 62 199 63 20 4 65 200	57	0	* TTYD1 ST * *BCD T(LD! JFZ RET D B1! LAM SUI LBA	121 ST NARY CONVERSION	D=D+1 LOAD LSD TO A AC+AC-48 LOAD A TO B	203 203 203 7 206 1 208 7 211 7 214 24 215 216	0 166 4 194 0 150 0 12	O	+ + TYPE E + Adresh NPUT Mory +	ANC CAL LBI CAL CAL LMB RET	CRLF 3028 TTTOUT TTY	TYPE (B) Call For Tty KB I Store input in Me
55 55 30 12 57 24 58 72 5 61 7 62 62 62 62 62 62 62 62 62 62 62 62 62	57	0	* TTYD1 ST * *BCD T(LDI IND JFZ RET D B18 LAM SUI LBA DCL	121 ST NARY CONVERSION	D=D+1 LOAD LSD TO A AC+AC-48 LOAD A TO B L=L-1	203 203 203 203 7 206 1 208 7 211 7 211 7 214 24 215 216 216 216	0 186 4 194 0 150 0 12 9	O	+ + TYPE E + Adresh NPUT Mory +	ANC CAL LBI CAL CAL LMB RET	CRLF 302b Ttyout	TYPE (B) Call For Tty KB I Store input in Me
55 55 30 12 57 24 58 72 5 62 62 62 62 199 63 20 65 200 66 49 67 199 68 20 4	57	0	* TTYD1 ST * *BCD T(LDI IND JFZ RET D B18 LAM SUI LBA DCL LAM SUI	121 SI NARY CONVERSION 48	D=D+1 LOAD LSD TO A AC+AC-A8 LOAD A TO B L=L-1 LOAD M TO A A=A+86	203 203 203 203 205 1 206 1 208 7 211 7 214 24 215 216 216 216 7	0 186 4 194 0 150 0 12 9 7 7 0 186	O	+ + TYPE E + Adresh NPUT Mory +	ANC CAL LBI CAL CAL LMB EET ANE	CRLF 302B TIYOUT TIY) IDENIIFY INITIAL A	TYPE (B) Call For Tty KB I Store input in Me
55 55 30 12 57 24 58 72 5 61 7 5 62 62 62 62 20 6 63 20 4 65 200 6 66 49 67 67 199 68 68 20 4	57 48 48		* ST * *BCD T(* BCDBIN	LDI IND JFZ RET D B10 LAM SUI LBA DCL LAM SUI LEA	121 ST NARY CONVERSION AR 45	D=D+1 LOAD LSD TO A AC=AC=A8 LOAD A TO B L=L-1 LOAD M TO A A=A+48 LOAD A TO E	203 203 203 203 205 7 206 1 208 7 211 7 214 24 215 216 216 216 216 216 216 7 219 1	0 166 4 194 0 150 0 12 9 7 0 186 4 193	0	+ + TYPE R + ADRESH NPUT MORY + + TYPE A * ADRESL	CAL LEI CAL CAL LMB RET ANE CAL LB1	CRLF 302B ITYOUT ITY IDENTIFY INITIAL A CRLF 3016	TYPE (8) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A)
55 55 55 55 55 55 55 55 55 55 55 55 55	57 48 48		* TTYD1 ST * *BCD T(LDI IND JFZ RET D B10 LAM SUI LBA DCL LAM SUI LEA JTZ	121 ST WARY CONVERSION 48 45 BB2	D=D+1 LOAD LSD TO A AC=AC-A8 LOAD A TO B L=L-1 LOAD M TO A A=A-46 LOAD A TO E IF A=O JUMP	203 203 203 203 205 206 1 206 7 211 7 214 24 215 216 216 216 216 216 216 216 216 216 216	0 186 4 194 0 150 0 12 9 7 7 0 186 a 193 0 186 0 186	0	* ADRESH NPUT MORY * TYPE A ADRESL	CAL LBI CAL CAL LMB RET ANE CAL LBI CAL	CRLF 308B TITOUT TIY) IDENIIFY INITIAL A CRLF	TYPE (8) Call for tty ke I Store input in Me ND Final Location
55 30 12 57 24 58 72 5 61 7 62 62 62 62 62 63 20 4 65 200 66 49 67 199 66 20 4 71 104 6 74 109 74 129	57 48 48 82		* ST * *BCD T(* BCDBIN	LDI IND JFZ RET D B18 LAM SUI LBA DCL LAM SUI LEA JTZ LAI ADB	121 ST WARY CONVERSION 48 45 BB2	D=D+1 LOAD LSD TO A AC=AC=A8 LOAD A TO B L=L-1 LOAD M TO A A=A-A8 LOAD A TO E IF A=O JUMP AC=AC+B	203 203 203 203 7 206 7 211 7 214 24 215 216 216 216 216 7 216 216 7 216 7 216 7 216 7 216 7 227 7 227 7 227 7	0 186 4 194 0 150 0 12 9 7 7 0 186 4 193 0 150 0 150 0 150 2 253	0 0 0 0	* *TYPE E ADRESH NPUT MORY * *TYPE A * ADRESL AD1	CAL LBI CAL CAL LMB RET ANE CAL LBI CAL CAL LCI	CRLF 302B TTYOUT TIY) IDENTIFY INITIAL A' CRLF 301A TTYOUT CRLF 253	TYPE (8) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253
55 55 30 12 57 24 58 72 58 72 5 61 7 62 62 62 62 62 63 20 4 65 200 65 200 66 49 67 199 56 20 4 70 224 4 70 224 71 100 8 74 6 1 74 6 1 74 6 1 1 100 8 1<	57 48 48 82		* ST * *BCD T(* BCDBIN	LDI IND JFZ RET D B10 LAM SUI LBA DCL LAM SUI LEA JTZ LAI	121 ST NARY CONVERSION 46 982 10	D=D+1 LOAD LSD TO A AC=AC-AE LOAD A TO B L=L-1 LOAD M TO A A=A=AE LOAD A TO E IF A=O JUMP AC=10	203 203 203 203 7 206 7 208 7 211 7 214 208 7 214 208 7 214 215 216 216 216 216 216 7 219 1 229 7 229 7	0 186 4 194 0 150 9 7 7 0 186 4 193 0 150 0 186 2 253 0 12	0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL AD1 AD2 NPUT	ANC CAL LBI CAL CAL LMB RET ANE CAL LBI CAL CAL LCI CAL	CRLF 302B TTYOUT TIY) IDENTIFY INITIAL A' CRLF 301A TTYOUT CRLF 253	TYPE (8) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A)
55 50 12 57 24 24 58 72 24 58 72 24 58 72 24 61 7 62 62 62 62 63 20 4 65 20 6 64 20 4 70 224 71 71 104 8 74 129 77 78 33 79	57 48 48 82 10		* TTYDI ST * BCD T(* BCDBIN BBJ	LDI IND JFZ RET D BIN LAM SUI LDA DCL LAM SUI LEA JTZ LEA JTZ LPA DCE JMP	121 ST NARY CONVERSION 46 982 10	D=D+1 LOAD LSD TO A AC=AC=A8 LOAD A TO B L=L-1 LOAD M TO A A=A=A8 LOAD A TO E IF A=O JUMP AC=AC+B LOAT AC TO REC- B E=E-1	203 203 203 203 203 7 206 1 208 7 211 7 214 24 216 216 216 216 216 216 216 216 216 216	0 186 4 194 0 190 0 12 9 7 0 186 4 193 0 186 2 253 0 12 2 253 0 12 8	0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL AD1 AD2 NPUT	ANC CAL LBI CAL CAL LME EET ANE CAL LBI CAL LCI CAL LCI CAL INL	CRLF 302B TTYOUT TIY) IDENTIFY INITIAL A' CRLF 301A TTYOUT CRLF 253	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=250 CALL FOR TTY KE J L=L+1
55 53 12 57 24 24 58 72 24 58 72 24 58 72 24 58 72 24 58 72 24 56 7 26 62 62 63 63 20 4 65 200 4 70 224 20 71 100 8 74 129 77 78 33 3	57 48 48 82 10	0	* ST * *BCD T(* BCDBIN	LD! IND JFZ RET D B1! LAM SUI LBA DCL LAM SUI LBA DCL LAM SUI LEA LAM SUI LEA LEA LEA LPA DCE	121 ST NARY CONVERSION 46 45 982 10 881	D=D+1 LOAD LSD TO A AC=AC-A6 LOAD A TO B L=L-1 LOAD A TO F IF A=0 J(MP AC=AC+B LOAT AC TO REC- B	203 203 203 203 206 206 206 1 206 7 211 7 214 246 216 216 216 216 216 216 216 216 216 21	0 186 4 194 0 150 0 12 9 7 0 186 4 193 0 150 0 150 0 150 0 150 0 150 0 152 3 9	0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL AD1 AD2 NPUT TO M	ANC CAL LBI CAL CAL LMB RET CAL LBI CAL LCI CAL LCI CAL INL INL	CRLF 302B TTYOUT TIY) IDENTIFY INITIAL A' CRLF 301A TTYOUT CRLF 253	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD TTY KE INPUT
55 55 30 12 57 24 57 24 58 72 24 57 56 72 24 56 62 62 62 62 62 62 62 62 62 62 62 62 63 20 4 65 20 66 49 67 199 4 70 224 71 10A 8 70 200 78 33 79 68 7 79 68 7 200 78 33 79 68 7 84 20 49 84 20 4 19	57 48 48 82 10	0	* TTYDI ST * BCD T(* BCDBIN BBJ	LDI IND JFZ RET D BIS SUI LEA DCL LEA DCL LEA LEA LEA DCL LEA DCL LEA SUI SUI	121 ST NARY CONVERSION 46 282 10 881	D=D+1 LOAD LSD TO A AC+AC-AE LOAD A TO B L=L-1 LOAD M TO A A=A-48 LOAD A TO E JF A=O JUMP AC=10 AC=AC+B LOAT AC TO REC- B E=E-1 LOAD M TO A A=A-48	203 203 203 203 203 205 206 1 206 7 210 7 214 24 24 215 216 216 216 216 216 216 216 216 216 216	0 186 4 194 0 150 0 12 9 7 0 186 185 0 150 0 185 0 185 0 185 9 6	0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADE NPUT TO M	ANC CAL LB1 CAL CAL LMB EET ANE CAL LB1 CAL LC1 CAL LC1 CAL INL LMB INC	CRLF 302B TITOUT TIY > IDENIIFY INITIAL A CRLF 301A TIYOUT CRLF 253 TIY	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I LOAD TTY KE INPUT C=C+1
55 57 24 58 72 24 58 72 24 58 72 24 58 72 24 62 62 62 63 20 4 65 200 4 66 49 6 67 199 6 67 199 6 70 224 7 71 100 6 76 12 7 78 68 3 79 68 3 79 68 3 79 68 20 83 199 8 84 20 4	57 48 48 82 10 71 48	0	* TTYDI ST * BCD T(* BCDBIN BBJ	LDI IND JFZ RET LAM SUI LAM SUI LAN SUI LAN LAN LAN LAN DCL LAN DCL JMP DCL LAN SUI LAN LAN LAN LAN LAN LAN LAN LAN LAN LAN	121 ST NARY CONVERSION 46 282 10 881	D=D+1 LOAD LSD TO A AC+AC-AS LOAD A TO B L=L-1 LOAD A TO F LOAD A TO F LOAD A TO F LOAT AC TO REC- B E=E-1 LoAD M TO A AC+AC TO REC- B E=E-1 LoAD A TO F	203 203 203 203 203 205 206 1 206 7 211 7 214 24 215 216 216 216 216 216 216 216 216 216 216	0 186 4 194 0 150 0 12 9 7 6 186 193 0 186 2 186 0 186 2 186 8 9 6 2 29 9	0 0 0 0	* TYPE E ADRESH MPUT MORY * TYPE A * ADRESL ADI ADRESL ADI TO M ZERO	ANC CAL LEI CAL CAL LEI CAL LEI CAL LCI CAL LCI CAL LCI CAL LCI CAL JFZ	CRLF 302B TITOUT TIY > IDENIIFY INITIAL A CRLF 301A TIYOUT CRLF 253 TIY	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD TTY KE INPUT
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 98	0	FTYDI ST *BCD T(BCDBIN BBBI	LDI IND JFZ RET D BIR SUJ LEAM SUJ LEAM SUJ LEAM DCL LATR SUJ LEAM SUJ LEAM JTZ LATR	121 ST NARY CONVERSION 46 982 10 881 46	D=D+1 LOAD LSD TO A AC=AC-48 LOAD A TO B L=L-1 LOAD M TO A A=A-48 LOAD A TO E IF A=O JUMP AC=10 AC=AC TO REC- B E=E-1 LOAD M TO A A=A-48 LOAD M TO A A=A-68 LOAD A TO E AC=100	203 203 203 203 205 206 1 206 2 206 2 206 2 2 1 206 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 3 2 2 3 2 2 3 2 3	0 186 4 194 0 150 0 12 9 7 0 186 185 0 150 0 185 0 185 0 185 9 6	0 0 0 0 0	* TYPE E ADRESH MPUT MORY * TYPE A * ADRESL ADI ADRESL ADI TO M ZERO	ANC CAL LB1 CAL CAL LMB EET ANE CAL LB1 CAL LC1 CAL LC1 CAL INL LMB INC	CRLF 302B TITOUT TIY > IDENIIFY INITIAL A CRLF 301A TIYOUT CRLF 253 TIY	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I LOAD TTY KE INPUT C=C+1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 98	0	FTYDI ST *BCD T(BCDBIN BBBI	LDI IND JFZ RET DELAM SUI LEA SUI LEA LEA LEA DCL LAN DCL LAN DCL LAN DCL LAN DCL LAN DCL LAN DCL LAN DCL LAN DI Z Z Z DCL Z Z Z Z	121 ST NARY CONVERSION 45 BB2 10 BB1 45 BB4	D=D+1 LOAD LSD TO A AC+AC-AS LOAD A TO B L=L-1 LOAD A TO F LOAD A TO F LOAD A TO F LOAT AC TO REC- B E=E-1 LoAD M TO A AC+AC TO REC- B E=E-1 LoAD A TO F	203 203 203 203 205 7 206 7 210 7 214 206 7 214 215 216 216 216 216 216 216 216 216 216 216	0 186 4 194 0 150 0 12 9 7 6 186 193 0 186 2 186 0 186 2 186 8 9 6 2 29 9	0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADB NPUT TO M ZERO	ANG CAL LBI CAL CAL LDI CAL LDI CAL LDI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL CAL CAL CAL CAL CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL CAL LBI CAL CAL LBI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 302B TITOUT TIY > IDENIIFY INITIAL A CRLF 301A TIYOUT CRLF 253 TIY	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I LOAD TTY KE INPUT C=C+1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 98 00	0	FTYDI ST *BCD T(BCDBIN BBBI	LDI IND JFZ RET D BIG SUI LBA DCL LBA DCL LBA DCL LBA DCL LBA LBA DCL LAI LCA LAI LCA LAI LCA LAI LCA LAI LCA LAI LAI LAI LAI LAI LAI LAI LAI LAI LA	121 ST NARY CONVERSION 46 46 882 10 881 46 882 10 884 100	D=D+1 LOAD LSD TO A AC=AC=A8 LOAD A TO B L=L-1 LOAD M TO A A=A-48 LOAD A TO E IF A=O JUMP AC=AC+B LOAT AC TO REC- B E=E-1 LOAD M TO A A=A-48 LOAD A TO E AC=100 AC=AC+B	203 203 203 203 203 206 206 206 206 206 216 216 216 216 216 216 216 216 216 21	0 186 4 194 0 150 0 12 9 7 0 186 4 193 0 150 0 185 0 185 0 185 0 185 0 185 0 185 7 8 9 6 2 229 7	0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL AD1 AD2 NPUT TO M ZERO * DATA I	ANC CAL LDI CAL CAL CAL LDI CAL LDI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LDI RET, NPUT	CRLF 3028 TTYOUT TTY D IDENTIFY INITIAL A CRLF 301A TTYOUT CRLF 253 TTY AD2 CRUF RDUTIME	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD TTY KE INPUT C=C+1 JUMP IF C IS NOT
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 98 00	0	FTYDI ST *BCD T(BCDBIN BBBI	LDI IND JFZ RET D BIG SUI LBA DCL LBA DCL LBA DCL LBA DCL LBA LBA DCL LAI LCA LAI LCA LAI LCA LAI LCA LAI LCA LAI LAI LAI LAI LAI LAI LAI LAI LAI LA	121 ST NARY CONVERSION 48 45 10 981 46 882 10 882 10 882	D=D+1 LOAD LSD TO A AC+AC-A6 LOAD A TO B L=L-1 LOAD M TO A AC=+AC AC LOAD A TO E LOAT AC TO REC- B E=L-1 LOAD M TO A AC=+AC LOAD A TO E AC=100 AC=+B LOAD AC TO REG. B	203 203 203 203 203 206 206 206 206 206 216 216 216 216 216 216 216 216 216 21	0 156 4 194 0 150 0 12 9 7 6 186 193 0 150 0 125 0 155 0 125 0 125 0 125 0 125 0 125 0 125 0 125 0 125 0 125 0 12 9 7 7 0 6 6 6 6	0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI COM ZERO * DATA I	ANC CAL LBI CAL CAL LME RET ANE CAL LCI CAL LCI CAL LCI CAL INL MB INC JFZ RET, SPUT CAL	CRLF 3028 TTYOUT TTY D IDENTIFY INITIAL A CRLF 301A TTYOUT CRLF 253 TTY AD2 CRUF RDUTIME	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD TTY KE INPUT C=C+1 JUMP IF C IS NOT READ TAPE LOAD (B)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 98 00	0	PES BE3 BE4	LDI IND JFZ RET LAM SUI LEA SUI LEA SUI LEA SUI LEA JTZ LAI ADB SUI LEA SUI SUI SUI SUI SUI SUI SUI SUI SUI SUI	121 ST SARY CONVERSION 48 45 882 10 882 10 882 10 882 10 882 10 882 10 882	D=D+1 LOAD LSD TO A AC+AC-A6 LOAD A TO B L=L-1 LOAD M TO A AC=+AC AC LOAD A TO E LOAT AC TO REC- B E=L-1 LOAD M TO A AC=+AC LOAD A TO E AC=100 AC=+B LOAD AC TO REG. B	203 203 203 203 203 7 206 1 206 7 211 7 214 24 215 216 216 216 216 216 216 216 216 216 216	0 186 4 194 0 150 0 12 9 7 0 186 193 0 186 0 12 9 7 7 0 9 6 5 66	0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI COM ZERO * DATA I	ANC CAL LBI CAL CAL CAL LMB CAL LBI CAL LCI CAL LCI CAL INL LCI CAL INL SARC CAL LCI CAL LLI CAL LLI CAL LLI CAL LLI CAL LLI CAL LLI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 3028 TTYOUT TTY D IDENTIFY INITIAL A' GRLF 3018 TTYOUT CRLF 253 TTY AD2 CRUF 10229	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C+253 CALL FOR TTY KE I LOAD ITY KE INPUT C=C+1 JUMP IF C IS NOT READ TAPE LOAD (B) SFARCH FOR (B)
55 30 12 57 24 58 72 24 58 72 24 58 72 24 58 72 24 76 27 62 62 62 62 63 20 4 65 20 6 63 20 4 77 100 68 20 4 70 224 71 100 68 20 4 71 100 68 20 4 71 100 68 20 4 71 100 68 20 4 71 100 68 20 4 71 100 68 12 71 70 71 70 71 70 71 70 71 71 70 71 73 73 74 73 74 73 74 73 74 73 74 73 74 74 74 75 75 75 74	57 48 48 82 10 71 48 98 00	0	* TTYDI ST * BCD T(BCDBIN BBB BB3 BB3 BB4 * BLNAR	LDI IND JFZ RET D BIG SUI LBA DCL LBA DCL LBA DCL LBA LBA DCL LBA LBA LBA LCA LCA LCA LCA LCA LCA LCA LCA LCA LC	121 ST SARY CONVERSION 48 48 48 882 10 882 10 882 10 882 10 882 10 10 10 10 10 10 10 10 10 10 10 10 10	D=D+1 LOAD LSD TO A AC+AC-A6 LOAD A TO B L=L-1 LOAD M TO A AC=+AC AC LOAD A TO E LOAT AC TO REC- B E=L-1 LOAD M TO A AC=+AC LOAD A TO E AC=100 AC=+B LOAD AC TO REG. B	203 203 203 203 203 206 206 206 206 206 206 216 216 216 216 216 216 216 216 216 21	0 166 4 194 0 150 0 12 9 7 0 186 150 0 186 0 150 0 12 0 12 0 12 0 12 0 12 0 12 0 12 0 12 0 12 0 150 0 12 0 12 0 150 0 186 0 150 0 186 0 150 0 186 0 2 229 0 9 0 9 0 9 0 9 0 9 0 9 0 9 0	0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL AD1 AD2 NPUT TO M ZERO * DATA I DATA I DATA IN	ANC CAL LBI CAL CAL CAL LMB RET ANE CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LCI CAL LCI CAL CAL LBI CAL CAL LBI CAL CAL LBI CAL CAL LBI CAL CAL LBI CAL LBI CAL LBI CAL LCI CAL LCI CAL CAL LBI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 3028 TTYOUT TTY DIDENTIFY INITIAL A CRLF 253 TTY AD2 FROUTINE TAPE 1028 DATAIN	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE J L=L+1 LOAD ITY KE INPUT C=C+1 JUMP IF C IS NOT READ TAPE LOAD (B) SFARCH FOR (B) JUMP IF (I IS NOT
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 46 98 00 87 87	0	PES BE3 BE4	LDI IND JFZ RET D BIN SUIA LAM SUIA LEA LIAN LEA LIAN LEA LIAN LEA LIAN LEA LIAN LEA LIAN DCL LIAN LEA LIAN LIAN LIAN LIAN LIAN LIAN LIAN LIA	121 ST ST ARY CONVERSION 48 45 982 10 80 80 80 10 80 80 20 20 20 20 20 20 20 20 20 20 20 20 20	D=D+1 LOAD LSD TO A AC+AC-A6 LOAD A TO B L=L-1 LOAD M TO A AC=+AC AC LOAD A TO E LOAT AC TO REC- B E=L-1 LOAD M TO A AC=+AC LOAD A TO E AC=100 AC=+B LOAD AC TO REG. B	203 203 203 203 203 7 206 7 210 7 214 206 7 214 24 215 216 216 216 216 216 216 216 216 216 216	0 186 4 194 0 150 0 12 9 7 0 186 193 0 186 0 12 9 7 7 0 9 6 5 66	0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A * ADRESL ADI ADRESL ADI ADRESL ADI CERO * DATA I * DATA I * DATA I	ANC CAL LBI CAL CAL CAL LMB RET ANE CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL CAL LCI CAL CAL LHT RET SCAL LCI LCI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 302B TTYOUT TTY IDENTIFY INITIAL A CRLF 301A TYYUT CRLF 253 TTY AD2 ROUTIAE TAPE 102B DATAIN	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I LOAD TTY KE INPUT C=C+1 JUMP IF C IS NOT READ TAPE LOAD (B) SFARCH FOR (B) JUMP IF IT IS NOT H=11
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 46 98 00 87 87	0	* TTYDI ST * BCD T(BCDBIN BBB BB3 BB3 BB4 * BLNAR	LDI LDI JFZ RET LAM SUIA LEA DCL LEA SUIA LEA LEA LEA LEA LEA LEA LEA LEA LEA LE	121 ST ST ARY CONVERSION 48 45 10 852 10 854 10 854 100 855 500 CONVERSION 11 241 0	D=D+1 LOAD LSD TO A AC+AC-A6 LOAD A TO B L=L-1 LOAD M TO A AC=+AC AC LOAD A TO E LOAT AC TO REC- B E=L-1 LOAD M TO A AC=+AC LOAD A TO E AC=100 AC=+B LOAD AC TO REG. B	203 203 203 203 203 7 206 1 206 7 211 7 214 24 215 216 216 216 216 216 216 216 216 216 216	0 186 4 194 0 150 0 12 9 7 0 186 1 150 0 12 9 7 0 186 1 156 0 2 1 2 2 9 6 2 2 9 6 2 2 9 6 6 6 6 2 1 1 9 7 0 6 6 6 6 2 1 1 9 7 0 6 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 5 2 2 9 7 0 6 6 2 2 2 9 6 2 2 9 6 2 2 9 6 2 2 9 6 2 2 9 6 2 2 9 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	0 0 0 0 0	* TYPE E ADRESH MPUT MORY * TYPE A * DRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADRESH ADRESH ADRESH ADRESH	ANC CAL LBI CAL CAL CAL CAL LEBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LCI LCI LCI LCI CAL LCI LCI LCI LCI LAI CAL LCI LCI LCI LCI LCI LCI LCI LCI LCI LC	CRLF 3028 TTYOUT TTY D IDENTIFY INITIAL A' CRLF 301A TYYOUT CRLF 253 TTY AD2: RDUTIME TAPE 1028 DATAIN 11 255	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD ITY KE INPUT C=C+1 JUMP IF C IS NOT READ TAPE LOAD (B) STARCH FOR (B) JUMP IF [T IS NOT H=11 L=255 DATA EIT COUNTER
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 900 60 67 31 41 0	0	*FTYDI ST *BCD TO BCDBIN BBB BBB BBB BBBA BINBCD BNEO	LDI IND JFZ RET SUI LAM SUI LEA DCL LAM SUI LEA LUA LEA LUA SUI LATA LATA SUI LATA SUI LATA L	121 ST ST ARY CONVERSION 48 48 48 982 10 882 10 882 10 882 10 882 10 882 10 882 10 882 10 883 883 883 883 883 883 883 883 883 88	D=D+1 LOAD LSD TO A AC=AC-48 LOAD A TO B L=L-1 LOAD A TO F IF A=O JUMP AC=10 AC=40C+10 LOAT AC TO REC- B E=E-1 LOAD A TO E AC=100 AC=40C+10	203 203 203 203 203 205 206 2 206 2 206 2 2 1 206 2 2 1 2	0 186 4 194 0 150 0 12 9 7 0 186 1 150 0 12 9 7 0 186 1 156 0 2 1 2 2 9 6 2 2 9 6 2 2 9 6 6 6 6 2 1 1 9 7 0 6 6 6 6 2 1 1 9 7 0 6 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 2 9 7 0 1 5 2 2 9 7 0 6 6 2 2 2 9 6 2 2 9 6 2 2 9 6 2 2 9 6 2 2 9 6 2 2 9 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	0 0 0 0 0	* TYPE E ADRESH MPUT MORY * TYPE A * DRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADRESH ADRESH ADRESH ADRESH	ANC CAL LEI CAL CAL CAL LEI CAL LEI CAL LEI CAL LEI CAL LEI CAL LEI CAL LEI CAL LEI CAL LEI CAL CAL LEI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 3028 TTYOUT TTY D IDENTIFY INITIAL A' CRLF 301A TYYOUT CRLF 253 TTY AD2: RDUTIME TAPE 1028 DATAIN 11 255	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD TTY KE INPUT C=C+1 JUMP IF C IS NOT READ TAPE LOAD (B) SFARCH FOR (B) JUMP IF IT IS NOT H=11 L=255
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 48 48 48 48 48 48 48 60 60 11 141 000	0	FTYDI ST SCD T(BCDBIN BBB3 BB3 BB3 BB4 *BINAR BINBCD	LDI JND JFZ RET LAM LUN LUN LUN LUN LUN LUN LUN LUN LUN LUN	121 ST ST ARY CONVERSION 48 45 982 10 882 10 882 100 882 100 882 100 882 100 882 100 882 100 100 802	D=D+1 LOAD LSD TO A AC=AC-AE LOAD A TO B L=L-1 LOAD A TO F IF A=O JUMP AC=10 AC=AC+B LOAT AC TO REC- B E=E-1 L=L-1 LOAD M TO A AC=AC+B LOAD A TO F AC=AC+B LOAD A TO F AC=AC+B E=F-1 CLEAR REC- C AC=AC-IDD JUMP IF AC<100	203 203 203 203 7 206 1 206 7 211 7 214 24 214 24 216 216 216 216 216 216 216 216 216 216	0 156 4 194 0 150 0 12 7 165 0 12 0 150 0 12 0 150 0 12 0 12 0 12 0 12 0 12 0 12 0 12 0 1	0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI ADRESL ADI ZERO * DATA I DATAIN CB) DATAI	ANC CAL LBI CAL CAL LDE CAL LDE CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LBI CAL CAL LBI CAL CAL CAL LBI CAL CAL LDI CAL CAL LDI CAL CAL LDI CAL CAL CAL LDI CAL CAL CAL CAL LDI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 3028 TTTOUT TTY D IDENTIFY INITIAL A CRLF 301A TYYOUT CRLF 953 TTY AD2 FROUTINE TAPE TAPE	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME VD FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD TTY KF INPUT C=C+1 JUMP IF C IS NOT READ TAPE LOAD (B) SFARCH FOR (B) JUMP IF IT IS NOT H=11 L=255 DATA BIT COUNTER STORE DATA BIT CD BEAD TAPE
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 48 48 48 48 48 98 00 87 11 41 0 00 15	0	*FTYDI ST *BCD TO BCDBIN BBB BBB BBB BBBA BINBCD BNEO	LDI JFZ RET BIM LLAN LLAN LLAN LLAN LLAN LLAN LLAN LLA	121 ST SARY CONVERSION 48 48 48 48 882 10 882 10 882 10 882 10 882 10 882 10 882 10 882 10 10 882 10 10 882 10 10 882 10 10 882 10 10 10 10 10 10 10 10 10 10 10 10 10	D=D+1 LOAD LSD TO A AC+AC-AE LOAD A TO B LL-1 LOAD A TO E LOAD A TO E LOAD A TO E LOAT AC TO REC- B E=E-1 L-L-1 LOAD A TO E AC=AC+B LOAD A TO E AC=RC+B LOAD AC TO REG. B E=F-1 CLEAR REG- C AC=AC-100	203 203 203 203 7 206 1 206 7 211 7 214 24 214 24 216 216 216 216 216 216 216 216 216 216	0 186 4 194 0 150 0 12 9 7 0 186 1930 0 186 0 12 0 150 0 12 0 12 0 12 0 150 0 12 0 150 0 12 0 12 0 166 0 150 0 186 0	0 0 0 0 0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI ADRESL ADI ZERO * DATA I DATAIN CB) DATAI	ANC CAL LBI CAL CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LCI CAL LDI CAL LBI CAL LBI CAL LBI CAL LBI CAL LDI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 3028 TTTOUT TTY D IDENTIFY INITIAL A CRLF 301A TYYOUT CRLF 953 TTY AD2 FROUTINE TAPE TAPE	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I LOAD TTY KE INPUT C=C+1 JUMP IF C IS NOT READ TAPE LOAD (B) SFARCH FOR (B) JUMP IF [T IS NOT H=11 L=255 DATA EIT COUNTER STORE DATA BIT CO
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 98 00 87 11 0 00 15 06	0	* DINAR BB2 BB3 BB3 BB4 * DINAR BINDCD BNEC EDI BD2	LDI JND JFZ RET LBAL LDA LDA LDA LDA LDA LDA LDA LDA LDA L	121 ST ST ARY CONVERSION 48 45 982 10 882 10 882 100 882 100 882 100 882 100 882 100 882 100 100 802	D=D+1 LOAD LSD TO A AC=AC-AE LOAD A TO B L=L-1 LOAD A TO F IF A=O JUMP AC=10 AC=AC+B LOAT AC TO REC- B E=E-1 L=L-1 LOAD M TO A AC=AC+B LOAD A TO F AC=AC+B LOAD A TO F AC=AC+B E=F-1 CLEAR REC- C AC=AC-IDD JUMP IF AC<100	203 203 203 203 203 205 206 1 206 2 214 24 24 215 216 216 216 216 216 216 216 216 216 216	0 156 4 194 0 150 0 12 9 7 0 166 0 12 9 7 0 166 0 12 0 12 0 166 0 12 0 166 0 12 0 166 0 12 0 166 0 12 0 166 0 12 0 12 0 12 0 12 0 166 0 165 0 2 2 0 9 0 6 0 6 0 6 0 9 0 6 0 6 0 7 0 165 0 2 2 0 1 0 6 0 6 0 7 0 165 0 2 3 0 1 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7	0 0 0 0 0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL AD1 AD2 NPUT TO M ZERO * DATA I DATAIN CB) DATAI NTE DATA2 ATA	ANG CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LCI LCI LAI CAL LLI INC CAL LLI INC CAL LLI INC CAL LLI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 3028 TTTOUT TTY D IDENTIFY INITIAL A CRLF 301A TYYOUT CRLF 953 TTY AD2 FROUTINE TAPE TAPE	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD TTY KE INPUT C=C+1 JUMP IF C IS NOT H=11 L=255 DATA ELT COUNTER STORE DATA BIT CO HEAD TAPE MEMORY LOC- FOR D LOAD (P)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 98 00 87 11 0 00 15 06	0	* FTYDI ST * BCD TO BCDBIN 985 885 885 885 885 81NAR BINACD BNEO EDI	LDI IND JFZ RET DELLAM SULA LDCL LAM SULA LEAM JLLAM LLAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM CLAM LCL LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LAM LCL LCL LAM LCL LCL LAM LCL LCL LCL LAM LCL LCL LCL LCL LCL LCL LCL LCL LCL LC	121 ST ST CONVERSION 49 49 49 49 49 49 49 49 49 49 40 40 40 40 40 40 40 40 40 40 40 40 40	D=D+1 LOAD LSD TO A AC=AC-AC LOAD A TO B L=L1 LOAD M TO A A=A-46 LOAD A TO F L=AC TO REC- B E=E-1 L=L-1 LOAD M TO A A=A-4R LOAD A TO F AC=AC+B LOAD A TO F AC=AC+B LOAD AC TO REC. B E=F-1 CLEAR REC. C AC=AC-100 JUMP IF AC<100 C=C+1 LOAD 100 TO REC.	203 203 203 203 203 203 7 206 1 206 7 211 7 214 24 215 216 216 216 216 216 216 216 216 216 216	0 1 194 0 1 194 0 1 12 0 1 12 0 1 12 0 1 12 0 1 1350 0 1 12 0 1 1350 0 1 12 0 1 1350 0 1 12 0 1 1560 0 2 1 12 0 2 1 12 0 2 1 12 0 3 1 1560 0 2 1 2 2 1 0 5 5 2 3 9 0 4 6 5 5 2 3 9 0 4 6 5 5 8 9 0 2 5 0 3 9 0 2 5 0 3 9 0 5 5 8 0 3 9 0 3 5 5 8 0 3 9 0 4 6 5 5 8 0 3 9 0 4 6 5 5 0 3 9 0 3 5 5 8 0 3 9 0 3 5 6 5 5 8 0 3 9 0 3 5 6 5 5 8 0 3 9 0 3 5 6 5 5 8 0 3 9 0 3 6 5 5 8 6 5 5 8 0 3 9 0 3 6 5 5 8 6 5 5 8 6 5 5 8 6 5 5 6 5 6 5 6	0 0 0 0 0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL AD1 AD2 NPUT TO M ZERO * DATA I DATAIN CB) DATAI NTE DATA2 ATA	ANC CAL BI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 302B TTYOUT TTY IDENTIFY INITIAL A CRLF 301A TYYOUT CRLF 253 TTY AD2 ROUTIME TAPE 250 TAPE 250	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L*1 LOAD ITY KE INPUT C=C+1 JUMP IF C IS NOT READ TAPE STARCH FOR (B) JUMP IF IT IS NOT H=11 L=255 DATA BIT COUNTER STORE DATA BIT CO HEAD TAPE NEMORY LOG- FOR D LOAD (P) SEARCH FOR (P)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 98 00 87 11 0 00 15 06	0	* DINAR BB2 BB3 BB3 BB4 * DINAR BINDCD BNEC EDI BD2	LDI JJFZ R BIK LUAA LUAA LUAA LUAA LUAA LUAA LUAA LUA	121 ST ST ARY CONVERSION 48 48 48 882 10 882 10 882 10 882 10 882 10 883 885 10 10 885 10 10 10 10 10 10 10 10 10 10 10 10 10	D=D+1 LOAD LSD TO A AC+AC-AE LOAD A TO B LL-1 LOAD A TO E LOAD A TO E LOAD A TO E LOAT AC TO REC- B E=E-1 L-1 LOAD A TO E AC=AC+B LOAD AC TO REC- B E=F-1 CLEAR REC- C AC=AC+B LOAD AC TO REC- AC=AC+B LOAD AC TO REC- AC=AC+B LOAD AC TO REC- AC=AC+B LOAD AC TO REC-	203 203 203 203 203 205 206 211 206 7 214 24 215 216 216 216 216 216 216 216 216 216 216	0 4 194 0 1 190 0 9 7 0 1 190 0 2 1 190 0 2 1 190 0 2 1 190 0 2 1 190 0 2 1 190 0 2 1 190 0 5 2 2 1 9 9 6 5 2 3 9 9 6 6 9 1 1 5 5 8 9 0 0 7 8 1 1 5 5 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI ADRESL ADI COM ZERO * DATA I DATAIN (B) DATAI	ANC CAL LBI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 302B TTYOUT TIY IDENTIFY INITIAL A CRLF 301A TYYUT CRLF 253 TTY AD2 ROUTINE TAPE 1022 DATAIN 11 255 248 TAPE 250 120F	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I LOAD TYY KE INPUT C=C+1 JUMP IF C IS NOT H=11 L=255 DATA EIT COUNTER STORE DATA BIT CO HEAD TAPE MEMORY LOC. FOR P LOAD TAPE (1) LOAD (P) SEARCH FOR (P) IF (C) STORE (1) LOAD (P)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 82 10 71 48 98 00 87 11 0 00 15 06	0	* DINAR BB2 BB3 BB3 BB4 * DINAR BINDCD BNEC EDI BD2	LDI JNDZ JFZ B BI LDCL LDCL LDCL LDCL LDCL LDCL LDCL LDC	121 ST ST ARY CONVERSION 48 45 982 10 80 80 80 50 50 50 50 50 50 50 50 50 50 50 50 50	D=D+1 LOAD LSD TO A AC+AC-AG LOAD A TO B L=L-1 LOAD M TO A AC=AC TO REC- B LOAT AC TO REC- B LOAT AC TO REC- B LOAT AC TO REC- B AC=100 AC=AC+B LOAD A TO F AC=100 AC=AC+B LOAD AC TO REG- B E=F-1 CLEAR REC- C AC=AC+B LOAD AC TO REC- AC=AC+B LOAD AC TO REC- AC=AC+B LOAD AC TO REG- B AC=AC+B LOAD AC TO REG- B	203 203 203 203 203 203 203 203 205 206 206 206 206 216 216 216 216 216 216 216 216 216 21	0 1 150 0 1 150 0 1 150 0 1 150 0 1 150 0 1 150 0 1 165 0 1 150 0 1 1653 0 1 1558 0 4 1 558 0 4 0 78 0 558 0 4 0 78 0 558 0 55	0 0 0 0 0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI ADRESL ADI COM ZERO * DATA I DATAIN (B) DATAI	ANC CAL LEAL CAL CAL LEAL CAL LEAL CAL CAL CAL CAL CAL CAL CAL CAL CAL C	CRLF 3028 TTYOUT TTY D IDENTIFY INITIAL A CRLF 301A TYYOUT CRLF 953 TTY AD2 FROUTIME TAPE 259 DATAIN 11 255 248 TAPE 259 120F PDATA	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD TTY KE INPUT C=C+1 JUMP IF C IS NOT H=11 L=255 DATA EIT COUNTER STORE DATA BIT CO HEAD TAPE MEMORY LOC- FOR D LOAD (P) SEARCH FOR (P) IF (P) STORE (1)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 10 71 48 98 00 87 11 00 15 06 00 49	0	* DINAR BB2 BB3 BB3 BB4 * DINAR BINDCD BNEC EDI BD2	LDI IND JFZ RE LAMI LBAL LBAL LBAL LBAL LBAL LADA LCEP LAMI LBAL LADA LCEP LAMI LBAL LADA LCEP LAMI LBAL LADA LADA LCEP LAMI LADA LADA LADA LADA LADA LADA LADA LAD	121 ST ST ARRY CONVERSION 48 45 982 10 801 801 800 603 800 CONVERSION 11 241 0 100 800 100 800 801 801 800 801 801	D=D+1 LOAD LSD TO A AC+AC-AS LOAD A TO B L=L-1 LOAD M TO A AC=AC+B LOAT AC TO REC- B E=E-1 LOAD M TO A AC=AC+B LOAD M TO A AC=AC+B LOAD A TO E AC=AC+B LOAD AC TO REG. B E=F-1 CLEAR REG- C AC=AC+B LOAD AC TO REG. B AC=AC+B LOAD AC TO REG. AC	203 203 203 203 203 203 203 205 7 211 206 7 214 24 215 216 216 216 216 216 216 216 216 216 216	0400 1940 1950 0 1940 0 1940 0 1950 2 2 9 6 2 9 6 6 3 2 1558 9 6 6 6 3 0 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 4 6 5 6 5	0 0 0 0 0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL	ANC CAL BI CAL CAL LBI CAL CAL LBI CAL LBI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 3088 TTTOUT TTY D IDENTIFY INITIAL A CRLF 301A TTYOUT CRLF \$53 TTY AD2 FROUTINE TAPE 255 247 TAPE 250 120P PDATA 1165	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=41 LOAD TTY KE INPUT C=C+1 JUMP IF C TS NOT C=C+1 JUMP IF C TS NOT H=11 L=255 STARCH FOR (B) JUMP IF IT IS NOT H=11 L=255 DATA BIT COUNTER STORE DATA BIT CO HEAD TAPE NEMORY LOC- FOR P LOAD (P) SEARCH FOR (P) IF (P) STORE (J) LOAD (P) SEARCH FOR (N) IF (N) STORE (C) LOAD (C)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 10 71 48 98 00 87 11 10 15 00 15 06	0	* DINAR BB2 BB3 BB3 BB4 * DINAR BINDCD BNEC EDI BD2	LDI JJFZ RE LAM LCA LAM LAM LAM LAM LAM LAM LAM LAM LAM LA	121 ST ST ARY CONVERSION 48 48 48 48 48 48 48 48 48 49 49 49 49 49 49 49 49 49 49 49 49 49	D=D+1 LOAD LSD TO A AC=AC-AS LOAD LSD TO A AC=AC-AS LOAD A TO B L=L-1 LOAT AC TO REC- B E=E-1 LOAT AC TO REC- B E=E-1 LOAD M TO A A=A-AS LOAT AC TO REC- B E=E-1 LOAD M TO A A=A-AS AC=100 AC=AC+B LOAD AC TO REG. B E=F-1 CLEAR REG. C AC=AC+B LOAD AC TO REC. AC=AC+B LOAD AC TO REG. B A=A+C AC=AC TO REG. B A=A+C AC=AC TO REG. C	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	040152 1594 097 040150 150 150 110 110 110 110 110	0 0 0 0 0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL ADI ADRESL	ANC CAL LBI CAL CAL LEBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL CAL LBI CAL CAL LBI CAL CAL CAL LBI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 3028 TTYOUT TTY D IDENTIFY INITIAL A CRLF 301A TTYOUT CRLF 253 TTY AD2 CRDUTINE TAPE 1028 DATAIN 11 255 248 TAPE 257 120F PDATA 116E NDATA	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE J L=L+1 LOAD TYY KF INPUT C=C+1 JUMP IF C IS NOT H=11 L=255 DATA EIT COUNTER STORE DATA BIT CO HEAD TAPE MEMORY LOG- FOR P LOAD (P) SEARCH FOR (P) IF (C) STORE (1) LSAD (N) SEARCH FOR (P) IF (N) STORE (0)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 48 48 48 48 48 48 48 48 57 48 49 50 67 11 49 50 49 00 15 10 49 00 15 10 15 10 15 10 15 10 15 15 15 15 15 15 15 15 15 15	0 0 0 0	* DINAR BB2 BB3 BB3 BB4 * DINAR BINDCD BNEC EDI BD2	LDI JJFZ RE LAMI LDA LDA LDA LDA LAARA LDA LDA LDA LDA LDA LDA LDA LDA LDA LD	121 ST ST ARY CONVERSION 48 48 982 10 88 48 882 10 80 80 50 50 80 50 50 80 50 50 80 50 50 50 50 50 50 50 50 50 50 50 50 50	D=D+1 LOAD LSD TO A AC=AC-AE LOAD A TO B L=L-1 LOAD M TO A AC=AC AE LOAD A TO F IF A=O JUMP AC=AC TO REC- B E=E-1 LOAD M TO A AC=AC+B LOAD A TO REG. B E=F-1 CLEAR REG. C AC=AC+D LOAD AC TO REG. B E=F-1 LOAD AC TO REG. B AC=AC+B LOAD AC TO REG. B AC=AC+C LOAD AC TO REG. B AC=AC+B LOAD AC TO REG. C AC=AC+B LOAD AC TO REG. B AC=AC+C LOAD AC TO MEMORY CLEAR REC. C LOAD B TO A AC=AC+LO	203 203 203 203 203 203 203 204 206 206 206 206 206 216 216 216 216 216 216 216 216 216 21	0419400997040115000997040116532 119400997040116532 1195000212003992996692115852 996691158529996691558990653466689155899065346668	0 0 0 0 0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI ADRESL ADI ZERO * DATA I DATA I DATA I DATA I NTE DATA1 NTE DATA2 ATA	ANC CAL LEI CAL CAL CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 3028 TTYOUT TTY D IDENTIFY INITIAL A CRLF 301A TYYOUT CRLF 253 TTY AD2 E ROUTINE TAPE 259 DATAIN 11 255 248 TAPE 259 120P PDATA 116B NDATA 102B DATAIN	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD TTY KF INPUT C=C+1 JUMP IF C IS NOT C=C+1 JUMP IF C IS NOT H=II L=255 DATA EIT COUNTER STORE DATA BIT CO HEAD TAPE MEMORY LOC. FOR P LOAD (P) SEARCH FOR (P) IF (P) STORE (D) LOAD (N) SEARCH FOR (B) IF (P) STORE (D) LOAD (B) SEARCH FOR (B) IF (D) DELETE LAS
55 55 30 12 57 24 58 72 24 58 72 24 56 72 24 56 77 24 62 63 82 64 74 61 74 61 77 200 78 33 199 68 72 68 7 82 49 83 200 94 64 10 104 64 10 103 200 94 33 96 56 6 7 99 99 99 99 99 99 99 99 99 99 99	57 48 48 48 48 48 48 48 48 57 48 49 50 67 11 49 50 49 00 15 10 49 00 15 10 15 10 15 10 15 10 15 15 15 15 15 15 15 15 15 15	0	* BCD TO BCDDIN * BCD TO BCDDIN * BCDDIN * BCD BBS * BLNAR * BLNAR BUNDCD BNEO EDL BD2 *	LDI JJFZ RE LAMI LDA LDA LDA LDA LAARA LDA LDA LDA LDA LDA LDA LDA LDA LDA LD	121 ST ST CONVERSION 49 45 10 80 80 80 80 80 80 10 80 80 10 10 10 10 10 10 10 10 10 10 10 10 10	D=D+1 LOAD LSD TO A AC+AC-AE LOAD A TO B L=L1 LOAD M TO A AC+AC TO REC- IF A=O JUMP AC+IO AC+AC TO REC- B E=E-1 L=L-1 LOAD M TO A AC+AC TO REC- B LOAD A TO F AC=AC+B LOAD A TO REG. B E=F-1 CLEAR REG- C AC=AC+B LOAD AC TO REG. B AC+AC+AC LOAD 100 TO REC- AC+AC+AC LOAD AC TO REG. B AC+AC AC+AC B LOAD AC TO REG. B AC+AC AC+AC B LOAD AC TO REG. B AC+AC AC+AC B LOAD AC TO REG. C AC+AC+AC LOAD AC TO REG. C ACAC+B LOAD AC TO REG. C AC+AC+AC LOAD A TO MEMORY CLEAR REC. C LOAD A TO MEMORY CLEAR REC. C LOAD ATO AC	203 203 203 203 203 203 203 204 206 206 206 206 206 216 216 216 216 216 216 216 216 216 21	040152 1594 097 040150 150 150 110 110 110 110 110	0 0 0 0 0 0 0 0 0	* TYPE E ADRESH NPUT MORY * TYPE A ADRESL ADI ADRESL ADI ADRESL ADI ZERO * DATA I DATA I DATA I DATA I NTE DATA1 NTE DATA2 ATA	ANC CAL LEI CAL CAL CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEBI CAL LEI CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	CRLF 302B TTYOUT TIY IDENTIFY INITIAL A CRLF 301A TYYUT CRLF 253 TTY AD2 ROUTINE TAPE 102B DATAIN 11 255 246 TAPE 250 120F PDATA 1162B DATAI	TYPE (B) CALL FOR TTY KE I STORE INPUT IN ME ND FINAL LOCATION LOAD (A) TYPE (A) C=253 CALL FOR TTY KE I L=L+1 LOAD ITY KF INPUT C=C+1 JUMP IF C IS NOT H=11 L=255 DATA ELT COUNTER STORE DATA BIT CO HEAD TAPE LOAD (B) SEARCH FOR (P) LOAD (P) SEARCH FOR (P) LOAD (P) SEARCH FOR (D) LOAD (C) SEARCH FOR (D) SEARCH FOR (D

			A -4	
280 185 CPB 281 72 34 1 JFZ PMΣROA	SEARCH FOR RUPOUT JUMP IF NOT RUPOU	436 7	IN M RET	
T 284 70 90 1 CAL RUBUUT	CALL FOR EUFOUT R	437 437		
OUTINE	GHLL FOR LOCOT I	A37	*SET ADDRESS TO 1101 RA *	A.7
287 68 255 O JMP DATA2 290 70 98 1 FMEROR CAL FORMAT	CALL FOR FORMAT E	437 46 LI 439 54 852	SETMA LHI 11	H=11
REOR ROUTINE		441 223	LLI 252 LDM	L=252 Bank no to p
293 68 89 L JMP DATAEN 296 6 L PDATA LALI	REPLACE (P) WITH	442 48 443 199	INL LAM	L=L+1=253
(D		444 81	OUT 10B	INIT ADR TO E WRITE ADDRESS TO
298 86 RAR 899 199 LAM	ROTATE RIGHT	445 240	OUT O	LOAD AC TO L
300 18 RAL	RUTATE LEFT	446 235	LHD	D TO H = BANK NO
301 245 LMA 302 68 53 1 JMP DATA3		447 7	RET *	
305 LÉB NDATA XRA	CLEAR AC AND CARR	448	*ADDRESS CHECKINC	
Y 305 199 LAM		448 448 46 II	* Acheck LHI II	H=11
307 18 BAL	ROTATE LEFT	450 54 254	LLI 254	L=254
308 248 LMA 309 54 255 data3 lli 255		452 199	LAM TO AC	LOAD FINAL ADRES.
311 207 LBM	LOAD M TO 8	453 49	DCL	2=4-1=253
312 8 INB TER	INC DATA BIT COUN	454 191 455 104 805 1	CPM Jiz Check	COMPARE:AF-AI JUMP IF AF-AI=0
313 249 LMB 314 72 255 0 JFZ DATA2	JUMP IF D IS NOT	456 215 459 16	LCM INC	LOAD A1 TO AC Alealti
ZERO	JUNE 18 B 15 WUT	460 250	LHC	LOAD AL TO MEMORY
317 70 9 0 FDATA CAL TAPE UT	CALL FOR TAPE INP	461 7	CHECK RET	
320 6 70 LAI 1068	LUAD (F)	462	*PROCRAM BEGINS	
322 185 CP9 323 104 88 1 JTŹ DATA4	SEARCH FOR (F) STORE DATA IF IT	462 70 186 0	• Start Cal Crlf	
15 (F)		465 14 170	LBI 2528	B=252P
326 6 66 LAI 102B 328 185 CPB	LOAD (B) SEARCH FOR (B)	467 70 150 0 470 70 12 0	CAL TTYOUT Cal tty	TYPE (*) Call for tiy ke i
329 104 248 0 JTZ DATA1	DELETE LAST INSTR		NPUT	
UCTION IF IT IS (B) 332 6 127 LAI 1778	LOAD (RD)	473 6 84 475 185	LAI 124B CPB	LOAD (T) TO AC AC-E
334 185 CPB	SEARCH FOR (RO)	476 104 3 2	JTZ TAPEIN	JUMP IF AC+B=0
335 72 34 1 JF2 FMEROR (RO)	JUMP IF IT IS NOT	479 6 69 461 185	LAI (058 CP8	AC=1058,(E) AC-B
338 70 90 I CAL RUBOUT TINE	CALL FOR (RO) ROU	482 104 31 2 485 6 82	JTZ EXECUT Lai 1228	JUMP IF AC-B=0 AC=1228, (R)
341 68 255 0 JMP DATA2		487 165	CPB	AC-B
344 i65 DATA4 XRA	CLEAR AC AND CARR	488 104 6 2 491 6 67	JTZ READIN	JUMP IF AC-B=O AC=ID3B> (C)
345 7 DATAEN RET		493 185	CPB	AC-B
346 • 346 • AUBOUT ROUTINE		494 104 77 2 497 6 76	JTZ CONTIN LAI LI48	JUMP IF AC+E=O AC=1 4B+ (L)
346 *		499 185	CPB	AC-B
346 192 RUBOUT LAA 347 192 LAA	NO 2	500 104 94 2 503 6 80	JTZ LISTIN LAI 1205	JUMP IF AC-8=0 AC=1208. (P)
348 192 LAA		505 185	CPB	AC-B
349 192 LAA 350 192 LAA		506 104 181 2	JIZ PROGRM Cal Error	JUMP IF AC-B=D Type (?)
351 192 LAA		512 66 206 1	JMP START	
9 59 1 99 1 4 4		1		
352 192 LAA 353 7 Ret		515 515	* *LGAD DATA INPUT TO 110	DL RAM
353 7 RET 354 *		515 515	* *LGAD DATA INPUT TO 110 *	
353 7 RET 354 * 354 *FORMAT ERROR ROUTINE 354 *		515	* *Lgad data input to ii(* Tapein cal entera Readin cal datain	DI RAM ENTER ADDRESS READ TAPE INPUT R
353 7 REI 354 * 354 *FORMAT ERROH ROUTINE 354 * 354 4 354 4 354 14 160 FORMAT LBI 240B	LQAD (\$P) Type (\$P)	515 515 515 70 141 1 518 70 239 0	* Tapein Cal Entera Readin Cal Datain Outine	ENIER ADDRESS Read Tape Input R
353 7 RET 354 * * 354 * FORMAT ERROR ROUTINE 354 * * 354 14 160 FORMAT LBI 240B 356 70 150 0 GAL TIYOUT 359 14 198 LBI 306B	TYPE (SP) LOAD (F)	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1	* Tapein Cal Entera Readin Cal Datain	ENTER ADDRESS
353 7 RET 354 * 354 * 354 *FORMAT ERROR ROUTINE 354 * 354 14 160 FORMAT LEI 240B 356 70 150 0 CAL TIYOUT	TYPE (SP)	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1 525 54 250	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250	ENTER ADDRESS Read Tape Input R Check für Fe Flac Jump If Carry=1 L=250
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 14 355 14 356 70 359 14 361 70 361 70 361 70 361 70 364 14 197 LBI 305B 364 14 367 150 66 70 50 CAL TYOUT	TYPE (SP) Load (F) Type (F)	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1	TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC STARI LLI 250 LCM CAL SETMA	ENTER ADDRESS Read tape input R Check für Fe Flac Jump if Carry=1
353 7 REI 354 * FORMAT ERECH ROUTINE 354 * 354 * 354 * 354 * 354 * 354 14 355 14 356 70 359 14 366 70 361 70 364 14 197 LBI 364 14 364 14 364 14 366 70 366 70 366 70 372 54 253 PRINTALLI	TYPE (SP) Load (F) Type (F) Load (E) Type (E) L=253	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1 525 54 250 527 215	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM	ENTER ADDRESS READ TAPE INPUT R Check för fe flac Jump if Carry=1 L=250 Load Memory to C
353 7 REI 354 * 354 * 354 * 354 * 354 14 356 70 361 70 366 70 367 150 361 70 366 70 369 70 369 70 369 70 374 207	TYPE (5) LOAD (5) Type (5) LOAD (5) Type (5) L=253 LOAD MEMORY TO B	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1 525 54 250 527 215 528 70 161 1 531 194 532 83	TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JUI 11E	ENTER ADDRESS READ TAPE INPUT R Check für fe flac Jump if Carry=1 L=250 Load Memory to C Set Memory Addres
353 7 RET 354 * 354 * 354 * 354 * 354 * 354 * 354 * 3554 * 355 14 356 70 359 14 361 70 359 14 361 70 361 70 361 70 361 70 361 70 361 70 361 70 361 70 361 70 361 70 361 70 366 70 366 70 376 2 374 207 207 LBM 378 38 253 LEI	TYPE (SP) Load (F) Type (F) Load (E) Type (E) L=253	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1 525 54 250 527 215 528 70 161 1 531 194	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JIC START LUI 250 LCM CAL SETMA S LAC	ENTER ADDRESS READ TAPE INPUT R Check för fe flac Jump if Carry=1 L=250 Load Memory to C
353 7 RET 354 * * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 FORMAT 181 3068 361 70 364 14 197 LBI 364 14 364 14 367 0 364 14 364 14 364 14 364 14 364 14 364 14 364 14 369 70 369 70 360 C 167 CAL 372 54 253 PRINTA 375 70 90 C CAL BINECD	TYPE (SP) LOAD (F) Type (F) LOAD (E) Type (C) L=253 LOAD MEMORY TO B BIN TO BCD CONV	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1 525 54 250 527 215 528 70 161 1 531 194 532 83 533 248	TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM CAL SETMA S LAC JUT 11B LMA RY GAL ACHECK	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 14 356 70 359 14 359 14 354 * 355 14 356 70 359 14 369 150 361 70 366 70 367 150 368 70 369 70 369 70 374 207 373 32 374 207 378 38 380 49 DCL 381 49 DCL 382 199 FMI LaM	TYPE (5) LOAD (5) TYPE (5) LOAD (5) TYPE (5) LOAD (5) LOAD MEMORY TO B BIN TO BCD CONV 5-253 L#L-1 L=L-1 LOAD MSD TO AC	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1 525 54 250 527 215 528 70 161 1 531 194 532 83 533 248 534 70 192 1 537 104 206 1 540 66 6 2	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JUT 11B LMA RY CAL ACHECK JTZ START JMP READIN	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 356 70 359 14 361 70 361 70 361 70 361 70 361 70 361 70 364 14 367 150 366 70 366 70 367 71 368 0 374 207 374 207 374 207 373 70 374 207 378 38 253 LEI 253 LEI 373 26 374 207 373 38 381 49 DCL	TYPE (SP) LOAD (F) TYPE (P) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=1	515 515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1 525 54 250 527 215 528 70 161 1 531 194 532 83 533 248 534 70 192 1 537 104 206 1 543 46 11	TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM CAL SETMA S LAC JUT 11E LMA RY CAL ACHECK JTZ START JMP READIN EXECUT LHI 11	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11
353 7 RET 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 356 70 357 14 358 70 359 14 359 14 361 70 361 70 366 70 369 70 366 70 369 70 369 70 369 70 374 207 375 70 376 38 253 253 381 49 DCL 382 49 DCL 381 49 DCL 382 401 383 4 386 70 386 70 386 70 386 70 383 4 384 401 385 200 LBA 386 70 386	TYPE (5P) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 L0AD MEMORY TO B BIN TO BCD CONV E=253 L=1-1 L=1-1 L0AD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1 525 54 250 527 215 528 70 161 1 531 194 532 83 533 248 533 248 534 70 192 1 540 66 6 2 543 46 11 547	TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM CAL SETMA S LAC JUT 11B LMA RY CAL ACHECK JTZ START JMP READIN EXECUT LHI HI LLI 240 BANKO ESU 4000P	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION
353 7 REI 354 ★ 354 ★ 354 ★ 354 ★ 354 ↓ 354 ↓ 354 ↓ 3554 ↓ 355 14 356 70 359 14 359 14 354 ↓ 355 14 356 70 361 70 366 70 367 150 368 70 369 70 369 70 374 207 373 32 374 207 378 38 380 49 DCL 381 49 DCL 383 4 383 4 384 49 385 200 LB4 A01 386 70 386 70 386 100 386 100 386 100 386 100 386 100 387 180	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 LOAD MSD TO AC AC==C+18A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+L	515 515 515 70 141 1 518 70 239 0 521 26 522 96 206 1 525 54 250 527 215 528 70 181 1 531 194 532 83 533 248 534 70 192 1 537 104 206 1 537 04 206 1 540 68 6 2 543 46 11 545 54 240	TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JUT 11B LMA RY CAL ACHECK JTZ START JMP READIN EXECUT LHI 11 LLI 240	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240
353 7 REI 354 * 355 14 16 0 354 193 356 70 361 70 366 70 366 70 375 70 375 70 376 38 253 LEI 364 <td>TYPE (5) LOAD (5) TYPE (7) LOAD (E) TYPE (2) LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+18A LOAD AC TO B TYPE BCD LOCATION L=L-1</td> <td>515 515 515 517 518 70 529 529 529 528 54 525 528 70 194 532 535 528 70 161 1 531 194 532 83 533 248 534 537 104 206 1 537 104 206 1 537 104 206 1 537 104 206 1 537 104 206 1 537 104 206 1 537 104 206 1 538 538 538 538 538 538 538 538</td> <td>* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM CAL SETMA S LAC JUT 11B LMA RY CAL ACHECK JTZ START JMP READIN EXECUT LMI 11 LLI 240 BANK0 EGU 4000B BANK1 EGU 400B BANK2 EGU 5000B</td> <td>ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION</td>	TYPE (5) LOAD (5) TYPE (7) LOAD (E) TYPE (2) LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+18A LOAD AC TO B TYPE BCD LOCATION L=L-1	515 515 515 517 518 70 529 529 529 528 54 525 528 70 194 532 535 528 70 161 1 531 194 532 83 533 248 534 537 104 206 1 537 104 206 1 537 104 206 1 537 104 206 1 537 104 206 1 537 104 206 1 537 104 206 1 538 538 538 538 538 538 538 538	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM CAL SETMA S LAC JUT 11B LMA RY CAL ACHECK JTZ START JMP READIN EXECUT LMI 11 LLI 240 BANK0 EGU 4000B BANK1 EGU 400B BANK2 EGU 5000B	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION
353 7 REI 354 * 355 14 356 70 150 366 70 150 366 70 186 3715 70 90 CAL 374 207 LBM 374 207 LBM 374 207 LBM 381 49 DCL 382 199 FNI <lam< td=""> 383 4128 ADI 128 38</lam<>	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 LOAD MSD TO AC AC==C+18A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+L	515 515 515 515 517 518 70 24 52 52 52 52 52 52 52 52 52 52	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM CAL SETMA S LAC JUI 11B LMA RY CAL ACHECK JIZ START JMP READIN EXECUT LHI 11 LLI 2A0 BANKG EGU 40009 BANK1 EGU 40009 BANK3 EGU 54008 CAL ADRESH CAL ADRESH CAL ADRESH	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION
353 7 RET 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 359 14 198 LBI 3068 355 14 198 LBI 3068 359 14 198 LBI 3068 361 70 150 0 GAL TTYOUT 364 14 197 LBI 3058 3058 366 70 150 0 GAL TTYOUT 369 70 186 0 LISTA CAL CRL 372 54 253 PRINTA LLI 253 374 207 LBM 378 38 253 LEI 253 253 253 254 253 356 366 361 49 DCL 382 49 DCL 383 364 4	TYPE (5) LOAD (5) TYPE (5) LOAD (C) TYPE (C) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 JUMP IF E IS NOT	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JUI 11E LMA RY CAL ACHECK JUZ START JMP READIN EXECUT LHI 11 LLI 240 BANKO EGU 40009 BANK2 EGU 50009 BANK2 EGU 50009 BANK3 EGU 4009 BANK4 EGU 4009 BANK5 EGU 4009 BANK5 EGU 4009 BANK5 EGU 4009 BANK5 EGU 4009 BANK5 EGU 4009 BANK5 EGU 4009 BANK5 EGU 5009 ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 JOCATION ENTER BANK NO LOAD MEMORY TO AC	
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 359 14 198 LBI 3058 361 70 150 0 CAL TYQUT 364 14 197 LBI 3058 366 70 150 0 CAL TYQUT 369 70 186 0 LISTA CAL CALF 372 54 253 PRINTA LLI 253 374 375 70 99 0 CAL BINECD 378 38 253 LEI 253 380 381 49 DCL 383 4128 383 4128 ADI 128 385 200 383 4128<	TYPE (5) LOAD (5) TYPE (5) LOAD (C) TYPE (2) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 LOAD MSD TO AC AC=4C+18A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM CAL SETMA S LAC JUT 11B LNA RY CAL ACHECK JTZ START JMP READIN EXECUT LHI 11 LLI 240 BANK0 EGU 40009 BANK1 EGU 40009 BANK1 EGU 4009 BANK2 EGU 5000 BANK2 EGU 5000 BANK2 EGU 5000 BANK2 EGU 5000 BANK2 EGU 46 SUI 46 ADI 5	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION ENTER BANK NO
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 361 70 150 0 GAL 361 70 150 0 GAL 366 70 150 0 GAL 369 70 186 0 LISTA 374 207 CAL TYDUT 378 38 253 PRINTA L1 378 38 253 DCL 380 381 49 DCL 253 380 382 41 28 ADI L28 385 200 LPA 386 70 386 70 150 0 <th>TYPE (5) LOAD (5) TYPE (5) LOAD (C) TYPE (2) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 LOAD MSD TO AC AC=4C+18A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG</th> <th>515 515 515 515 515 70 521 26 522 527 528 527 528 527 528 527 528 527 528 527 528 527 528 533 533 283 533 533 283 533 533 283 533 533 284 537 548 547 547 547 547 547 547 547 547 547 547 547 547 547 547 547 558 558</th> <th>* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JUI IIB LMA RY CAL ACHECK JIZ START WF CAL ACHECK JIZ START WF CAL ACHECK LLI 240 BANK0 EQU 4000B BANK1 EQU 4000B BANK1 EQU 5400B BANK2 EQU 5400B CAL CRESH CAL CRESH CAL CRESH LAM SUI 45 ADI 8 LHA</th> <th>ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=PA0 BANK 0 LOCATION BANK 1 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=A8 AC=AC+8 LOAD AC TO H</th>	TYPE (5) LOAD (5) TYPE (5) LOAD (C) TYPE (2) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 LOAD MSD TO AC AC=4C+18A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG	515 515 515 515 515 70 521 26 522 527 528 527 528 527 528 527 528 527 528 527 528 527 528 533 533 283 533 533 283 533 533 283 533 533 284 537 548 547 547 547 547 547 547 547 547 547 547 547 547 547 547 547 558 558	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JUI IIB LMA RY CAL ACHECK JIZ START WF CAL ACHECK JIZ START WF CAL ACHECK LLI 240 BANK0 EQU 4000B BANK1 EQU 4000B BANK1 EQU 5400B BANK2 EQU 5400B CAL CRESH CAL CRESH CAL CRESH LAM SUI 45 ADI 8 LHA	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=PA0 BANK 0 LOCATION BANK 1 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=A8 AC=AC+8 LOAD AC TO H
353 7 RET 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 359 14 198 LBI 3068 361 70 150 0 CAL TIYOUT 364 14 197 LBI 3058 13058 366 70 150 0 CAL TIYOUT 364 14 197 LBI 3058 366 70 150 0 CAL TIYOUT 366 70 186 0 LISTA CAL CRL 372 54 253 PRINTA LLI 253 33 374 207 LBM EMED	TYPE (5) LOAD (F) TYPE (7) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP- H=13 L=20	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JUT IIB LMA RY CAL ACHECK JTZ START JMP READIN EXCECUT LHI II LLI 240 BANKI EGU 40009 BANK3 EGU 54009 BANK3 EGU 54009 BANK3 EGU 54009 BANK4 EGU 440	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4C=H
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 356 70 359 14 361 70 359 14 361 70 359 14 361 70 361 70 361 70 366 70 366 70 367 25.0 368 13058 369 70 360 70 372 54 373 207 369 70 374 207 375 70 376 38 253 LEI 254 253 264 253 275 LEI 283 49 DCL 383 383 40 383 4128 384 401 385 200 285 LEI 386 70	TYPE (5) LOAD (5) TYPE (7) LOAD (C) TYPE (7) LOAD (E) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L0AD M5D TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP. H=11	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM CAL SETMA S LAC JUI 11B LMA RY CAL ACHECK JIZ START JMP READIN EXECUT LHI HI LLI 2A0 BANKG SEU 40009 BANK1 EQU 44009 BANK3 EQU 54008 CAL ADRESH CAL ADRESH CAL ADRESH CAL CALF LAM SUI 46 ADI 8 LHA	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=A8 AC=AC+8 LOAD AC TO N
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 359 14 198 LBI 3068 355 14 198 LBI 3068 359 14 198 LBI 3058 361 70 150 0 GAL TTYOUT 364 14 197 LBI 3058 3058 366 70 150 0 GAL TTYOUT 369 70 186 0 LISTA CAL CRLF 372 54 253 PRINTA LLI 253 253 374 207 LBM CAL TSUPUT 368 364 364 364 364 364 364 365 200 LBA 365 200 LBA 385 200 LBA	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 LOAD MSD TO AC AC=AC+1EA LOAD AC TO B TYPE BCD LOCATION L=L+1 D=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP. H=13 L=240 ENTER BANK NO. ENTER INITIAL ADD	515 515 515 515 515 70 521 26 522 527 528 527 528 527 528 527 528 527 528 527 528 527 528 529 527 528 531 533 283 533 533 283 533 533 284 537 542 543 547 547 547 547 547 547 547 547 547 547 547 558 558 561 567 567	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JTL ACHECK JTL START OMP READIN EXECUT LMI 11 LLI 240 BANKG EQU 4000B BANK1 EGU 4400B BANK1 EGU 5400B BANK3 EGU 5400B CAL CRLF LAM SUI 46 ADI 8 LHA LAI 8 CCPH JTL BANKO LAI 9 CCPH	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4C=H
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 359 14 198 LBI 3068 361 70 150 0 CAL TIYOUT 364 14 197 LBI 3058 0 366 70 150 0 CAL TIYOUT 364 14 197 LBI 3058 0 366 70 186 0 LISTA CAL CRLF 372 54 253 PRINTA LLI 253 3 378 38 253 LEI 253 0 381 49 DCL 383 283 200 382 199 FMI LAM 383 34 128	TYPE (5) LOAD (5) TYPE (5) LOAD (2) TYPE (2) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 LOAD MSD TO AC AC=4C+18A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP. H=11 L=240 ENTER BANK NO.	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JULI 15 LMA RY CAL ACHECK JZZ START OMP READIN EXECUT LHI 11 LLI 240 BANKO EQU 4000B BANK1 EQU 4400B BANK1 EQU 4400B BANK2 EQU 5400B BANK3 EQU 5400B CAL CRLF LAM SUI 46 ADI 8 LHA LAI 8 CPH JZZ BANKO LAI 9 CCH JZZ BANKI LAI 10	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4C=H
353 7 BEI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 354 * 355 14 354 * 355 14 356 70 150 356 70 150 366 70 150 366 70 186 3715 70 90 374 207 LBM 375 70 90 376 38 253 3715 70 90 382 197 EBM 383 4128 ADI L253 385 200 LEA 385 200 C	TYPE (SP) LOAD (F) TYPE (P) LOAD (C) TYPE (C) LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 L0AD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER FINAL ADDRE	515 515 515 515 515 515 515 515 515 517 529 527 527 528 527 528 531 532 533 534 533 534 533 533 534 533 534 533 534 533 533 543 544 547 547 547 547 547 547 547 547 547 547 559 6 554 20 48 5554 555 562 563 564 565<	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLI 250 LCM CAL SETMA S LAC JUI 11B LMA RY CAL ACHECK JIZ START JMP READIN EXECUT LHI 11 LLI 240 BANKO EGU 44009 BANKI EGU 44009 BANKI EGU 54008 CAL ADRESH CAL ADRESH CAL ADRESH CAL GALF LAM SUI 46 ADI 8 LAI 9 CPM JIZ BANKI LAI 9 CPM	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4C=H
353 7 BEI 354 * FORMAT ERECH ROUTINE 354 * FORMAT LEI 240B 354 * GAL TIYOUT 354 * LBI 306B 354 * LBI 306B 354 * LBI 306B 354 * LBI 306B 355 14 160 FORMAT LEI 240B 356 70 150 0 GAL TIYOUT 364 14 197 LBI 305B 366 70 150 0 GAL TIYOUT 369 70 186 LISTA CAL CALF 372 54 253 PRINT LLI 253 374 207 LBM 375 70 90 CAL BINECD 378 38 253 LEI 253 381 49 DCL 382 199 FMI LAM 383 4 128 ADI 128 385 200 CAL TIYOUT 386 70 150 CAL TIYOUT 387 71 50 CAL TIYOUT 389 48 IME <	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 LOAD MSD TO AC AC=AC+1EA LOAD AC TO B TYPE BCD LOCATION L=L+1 D=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP. H=13 L=240 ENTER BANK NO. ENTER INITIAL ADD	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LAC CAL SETMA S LAC JTZ START JTT IB LMA RY CAL ACHECK JTZ START JMP READIN EXECUT LHI II EXECUT LHI II EXECUT LHI II BANKO EQU 4000B BANK1 EQU 4000B BANK1 EQU 4000B BANK2 EQU 5400B CAL CRESH CRESH CAL CRESH CRESH CRESH CRESH CRESH CRESH CRESH CRESH CRESH CRESH CRESH CRESH CRESH	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 354 * 355 14 356 70 150 359 14 198 361 70 150 0 361 70 150 0 CAL 361 70 150 0 CAL 366 70 186 0 LISTA 372 54 £253 PRINTA ESI 373 207 LEN ESI 253 374 207 LEN ESI 253 374 207 LEN ESI 253 383 49 DCL 253 253 381 49 DCL 283 280 382 <t< td=""><td>TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (C) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L-1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER INITIAL ADD ENTER FINAL ADDRE L4246</td><td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td><td>* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM S LAC OUT INE LLT 250 LCM S LAC OUT INE LNA RY CAL ACHECK JTZ START JTZ START JTZ START LLI 240 BANK0 EGU 40009 BANK2 EGU 50009 BANK2 EGU 50009 BANK3 EGU 54008 CAL ADRESH CAL CALF LAM SUI 46 ADI 8 LHA ADI 8 LHA ADI 8 LHA LAI 8 CPH JTZ BANK0 LAI 9 CPH JTZ BANK1 LAI 10 CPH LAI 11 CPH</td><td>ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4</td></t<>	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (C) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L-1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER INITIAL ADD ENTER FINAL ADDRE L4246	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM S LAC OUT INE LLT 250 LCM S LAC OUT INE LNA RY CAL ACHECK JTZ START JTZ START JTZ START LLI 240 BANK0 EGU 40009 BANK2 EGU 50009 BANK2 EGU 50009 BANK3 EGU 54008 CAL ADRESH CAL CALF LAM SUI 46 ADI 8 LHA ADI 8 LHA ADI 8 LHA LAI 8 CPH JTZ BANK0 LAI 9 CPH JTZ BANK1 LAI 10 CPH LAI 11 CPH	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 354 L91 3058 354 L91 3058 356 70 150 0 354 L91 3058 354 L91 3058 366 70 186 C 375 70 99 0 CAL 375 70 99 0 CAL 375 70 99 0 CAL 373 38 253 LE1 253 381 49 DCL 383 4128 383 4128 ADI L85 141 386 7	TYPE (SP) LOAD (F) TYPE (F) LOAD (C) TYPE (C) LOAD MEMORY TO B BIN TO BCD CONV E-253 L+L-1 L-1 LOAD MSD TO AC AC-4C+12A LOAD AC TO B TYPE BCD LOCATION L+1 E-E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INIO BINARY REP. H=11 L=240 ENTER FINAL ADDRE LP246 FINAL ADRES-BINAR LOAD B TO C L=L-1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JUT 11B LMA RY CAL ACHECK JTZ START JMP READIN EXECUT LH1 11 LL1 2A0 BANKC EGU A000B BANK2 EGU 5000B BANK2 EGU 5000B BANK3 EGU 4400B BANK2 EGU 5000B BANK4 LL1 2A0 BANK5 CAL CRLF LAM SUT 46 ADI 5 LAM CPM JTZ BANK0 LAM CPM JTZ BANK3 CAL CHECK CAL	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4
353 7 REI 354 * FORMAT EREOR ROUTINE 354 * FORMAT LEI 240B 354 * INPACT LEI 240B 354 * INPACT LEI 240B 355 14 160 FORMAT LEI 240B 356 70 150 0 GAL TIYOUT 361 70 150 0 GAL TIYOUT 364 14 197 LBI 305B GAL TIYOUT 364 14 197 LBI 305B GAL TIYOUT 364 70 186 C LISTA CAL CALF 372 54 253 PRINT LLI 253 SA 374 207 LBM EAK SA 375 70 90 GAL BINECD SA 378 38 253 LEI 253 SA 381 49 DCL SA ADI 128 383 4128 ADI 128 INE SA 385 200 LAL TIYOUT SA SA 386 70 INE	TYPE (SP) LOAD (SP) TYPE (P) LOAD (C) TYPE (C) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP- H=11 L=240 ENTER BANK NO- ENTER INITIAL ADDE L=246 FINAL ADRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BIN	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JTZ START JTZ BANK3	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 359 14 198 LBI 2068 361 70 150 0 CAL TTYOUT 364 14 197 LBI 3058 0 366 70 150 0 CAL TTYOUT 364 14 197 LBI 3058 366 70 186 0 LISTA CAL CRL 372 54 2.53 PRINTA LI 253 33 374 207 LEI 253 LEI 253 34 253 LEI 253 253 LEI 253 253 254 254 255 255 255 256 256 256 256 257 264 257 264 265	TYPE (5) LOAD (F) TYPE (7) LOAD (E) TYPE (7) LOAD (E) TYPE (2) L=253 L=253 L=10 DAD MEMORY TO B BIN TO BCD CONV E=253 L=11 L=1-1 L=1-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=1-1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP. H=11 L=240 ENTER FINAL ADDRE LA2A6 FINAL ADDRES-BINAR LOAD B TO C L=1 INITIAL ADDRES-BIN L=12	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JULI 250 LCM SULI 250 LCM SULI 250 CAL ACHECK JTZ START JMP READIN EXECUT LHI 11 LLI 240 BANK1 EQU 4000B BANK2 EQU 5000B BANK2 EQU 5000B BANK3 EQU 4000B BANK3 EQU 4000B BANK4 EQU 4000B BANK5 EQU 4000B BANK5 EQU 4000B BANK5 EQU 4000B BANK5 EQU 4000B BANK5 EQU 4000B BANK5 EQU 4000B BANK5 EQU 4000B BANK5 EQU 4000B BANK5 EQU 4000B BANK5 EQU 4000B BANK5 EQU 400B BANK5 EQU	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=8 LOAD AC TO N AC=4
353 7 REI 354 * FORMAT EREOR ROUTINE 354 * FORMAT LEI 240B 354 * FORMAT LEI 240B 354 * LBI 306B 356 70 150 0 359 14 160 FORMAT LEI 240B 354 * LBI 306B 361 70 150 0 364 14 197 LBI 305B 366 70 150 0 CAL TYOUT 364 14 197 LBI 305B 366 70 186 0 LISTA CAL CALF 372 54 253 PRINTA LLI 253 374 207 LEM CAL TYOUT 375 70 99 0 CAL BINECD 373 38 253 LEI 253 BOL 383 49 DCL 383 ADRECD 383 4128 ADI LES ADI LES 385 200 LEA JZZ FMI 390 32 <	TYPE (SP) LOAD (SP) TYPE (P) LOAD (C) TYPE (C) LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG I THEM INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER BANK NO. ENTER FINAL ADDRE LP246 FINAL ADRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BIN L=L-1 AC=M AC=AC-48	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC OUTINE RY CAL ACHECK JTZ START JMP READIN EXECUT LHI 11 LLI 240 BANK0 EGU 40009 BANK2 EGU 50009 BANK3 EGU 40019 BANK2 EGU 50009 BANK2 EGU 50009 BANK3 EGU 50009 BANK3 EGU 50009 BANK4 II 1 CAL ADRESH CAL CALF LAM SUI 46 LAI 9 CPH JJZ BANK0 LAI 9 CPH JJZ BANK1 LAI 10 CPH JJZ BANK2 LAI 11 CHTIN LLI 252 LDM	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=J L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA R=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=48 LOAD AC TO H AC=3 AC=4C+H JUMP IF AC=0
353 7 BEI 354 *FORMAT ERECH ROUTINE 354 *FORMAT LEI 240B 354 *FORMAT LEI 240B 354 *LDI 306B 354 *LDI 306B 355 14 160 FORMAT LEI 240B 356 70 150 0 CAL TTYOUT 364 14 197 LDI 306B 361 70 150 0 CAL TTYOUT 366 70 150 0 CAL TTYOUT 366 70 186 C LISTA CAL CALF 372 54 253 PRINT LLI 253 253 375 70 99 C CAL BINECD 378 38 253 LEI 253 253 381 49 DCL 253 382 199 FMI LAM 383 4 128 ADI 128 283 385 200 CAL TTYOUT 286 386 70 150 CAL BINECD 128 385 200 LEA 384 397 FMI LAM 297 397	TYPE (5P) LOAD (F) TYPE (F) LOAD (E) TYPE (C) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD MSD TO AC AC=AC+2 JUMP IF E IS NOT FORMAT ERROR FLAG I THEM INTO BINARY REP- H=11 L=240 ENTER BANK NO- ENTER FINAL ADDRE LA246 FINAL ADRES-BINAR LOAD B TO C L=L-1 INTIAL ADRES-BIN L=L-1 AC=M AC=AC+48 AC=AC+48	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JULI 18 LMA RY CAL ACHECK JZZ START OMP READIN EXCLI 240 BANKO EQU 4000B BANK1 EQU 4000B BANK1 EQU 4000B BANK2 EQU 5400B BANK2 EQU 5400B BANK3 EQU 5400B BANK3 EQU 5400B CAL CRLF LAM SUI 46 ADI 8 LIA LAI 8 CPH JZZ BANK0 LAI 9 CPH JZZ BANK1 LAI 10 CPH JZZ BANK2 LAI 11 CPH JZZ BANK3 CAL ERROR JJZ BANK3 CAL ERROR JJZ BANK3 CAL ERROR JJZ BANK3 CAL ERROR JJZ BANK3 CAL ERROR JJZ BANK3 CAL ERROR JJZ BANK3 CAL ERROR CAL I1 CPH JJZ BANK3 CAL ERROR CAL I1 CH 1	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=PA0 BANK 0 LOCATION BANK 1 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 5 L
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 359 14 198 LBI 3058 361 70 150 0 CAL TTYOUT 364 14 197 LBI 3058 0 366 70 150 0 CAL TTYOUT 364 14 197 LBI 3058 0 366 70 186 0 LISTA CAL CRLF 377 70 99 0 CAL TTYOUT 378 38 253 LEI 253 0 381 49 DCL 383 40 128 383 4 128 A01 128 385 200 LBA A01 128 385 201 50 CAL TTYOUT 38	TYPE (SP) LOAD (SP) TYPE (P) LOAD (C) TYPE (C) LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG I THEM INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER BANK NO. ENTER FINAL ADDRE LP246 FINAL ADRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BIN L=L-1 AC=M AC=AC-48	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JULI 250 LCM SULI 250 LCM SULI 250 LCM CAL ACHECK JUZ START JUZ START JUN EXECUT LHI 11 LLI 240 BANK1 EQU 4000B BANK2 EQU 4000B BANK3 EQU 4000B BANK3 EQU 5000B BANK4 EQU 4400B BANK5 EQU 4000B BANK5 EQU 500CB BANK5 EQU 400B BANK5 EQU 500CB BANK5 EQU 400B BANK5 EQU 400B BANK5 EQU 500CB BANK5 EQU 500CB BANK5 EQU 400B BANK5 EQU 400B BANK5 EQU 500CB BANK5 EQU 500CB BANK5 EQU 400B BANK5 EQU 400B BANK5 EQU 500CB BANK5 EQU 500CB BANK5 EQU 400B BANK5 EQU 400B BANK5 EQU 400B BANK5 EQU 500CB BANK5 EQU 400B BANK5 EQU 400B BANK5 EQU 400B BANK5 EQU 400B BANK5 EQU 400B BANK5 EQU 500CB BANK5 EQU 400B BANK5 EQU 500CB BANK5 EQU 400B BANK5 EQU 500CB BANK	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 5 L
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 359 14 198 LBI 3058 361 70 150 0 CAL TTYOUT 364 14 197 LBI 3058 0 366 70 150 0 CAL TTYOUT 364 14 197 LBI 3058 0 366 70 186 0 LISTA CAL CRLF 377 70 99 0 CAL TTYOUT 378 38 253 LEI 253 DEL 381 49 DCL 253 DEL 382 199 FMI LAM B48 383 4 128 MIL 293 385 200 LBA JFZ FMI DRET 390	TYPE (SP) LOAD (F) TYPE (F) LOAD (C) TYPE (C) LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INIO BINARY REP. H=11 L=240 ENTER FINAL ADDRE LP246 FINAL ADDRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BIN L=L-1 AC=M AC=AC-48 AC=AC-48 AC=AC-48 L=258	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JUT 11B LNA RY CAL ACHECK JTZ START JMP READIN EXECUT LH1 11 LL1 240 BANKC EGU 4000B BANK2 EGU 5000B BANK2 EGU 5000B BANK3 EGU 4400B BANK2 EGU 5000B BANK3 EGU 4400B BANK4 LL1 840 SUT 46 ADI 5 LA1 6 CPH JTZ BANK0 LA1 9 CPH JTZ BANK1 LA1 10 CPH JTZ BANK3 CMNTIN LH1 11 LL1 252 LDM IND LME	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=J L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC=48 AC=AC=48 AC=AC=4 JUMP IF AC=0
353 7 BEI 354 * FORMAT ERECH ROUTINE 354 * FORMAT LEI 240B 354 * FORMAT LEI 240B 354 * LDI 306B 354 * LDI 306B 354 * LDI 306B 355 14 160 FORMAT LEI 240B 356 70 150 0 CAL TTYOUT 364 14 197 LDI 305B CAL TTYOUT 364 14 197 LDI 305B CAL TTYOUT 366 70 186 C LISTA CAL CALF 375 70 90 CAL BINECD CAL BINECD 378 38 253 LEI 253 DCL 381 49 DCL BEN ADI 128 383 4128 ADI 128 LEA BEN 382 197 FMI LAM INE 383 4128 ADI 128 LEA BEN 385 200 CAL BINECD JFZ FMI DCL 397	TYPE (5) LOAD (5) TYPE (7) LOAD (C) TYPE (7) LOAD (C) TYPE (C) LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 L=L-1 LOAD M5D TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L-1 JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP- H=11 L=240 ENTER FINAL ADDRE L=246 FINAL ADDRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BINAR CAC+8 AC=AC+88 L=252 STORE BACK NO IN	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JTZ START JTT IB LMA RY CAL ACHECK JTZ START UMP READIN EXCLI 240 BANKO EQU 4000B BANK1 EQU 4000B BANK1 EQU 4400B BANK2 EQU 5400B BANK2 EQU 5400B BANK3 EQU 5400B BANK3 EQU 5400B BANK4 LAI 8 CPM JTZ BANK0 LAI 8 CPM JTZ BANK1 LAI 10 CPM JTZ BANK1 LAI 11 CPH IND LAI 11 CPH IND LAI 12 CM IND IML KRA LMA INL KRA LAI 255	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=PA0 BANK 0 LOCATION BANK 1 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 2 LOCATION BANK 4 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 7 L
353 7 REI 354 * 354 * 354 * 354 * 354 * 354 * 355 14 160 356 70 150 0 359 14 198 LBI 3058 361 70 150 0 CAL TTYOUT 364 14 197 LBI 3058 366 70 150 0 CAL TTYOUT 364 14 197 LBI 3058 3058 366 70 186 0 LISTA CAL CRLF 372 54 253 LEI 253 3058 374 207 LBM 253 LEI 253 381 49 DCL 382 31 28 382 128 ADI 128 383 200 LBA 382 128 ADI 128 385 200 LBA 382 41 26 IML 383 200 LBA <td>TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD MSD TO AC AC=AC+12A LOAD MSD TO AC AC=AC+12A LOAD MSD TO AC AC=AC+12A DOAD MSD TO AC AC=AC+12A JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP- H=11 L=240 ENTER BANK NO- ENTER FINAL ADDRE LP246 FINAL ADRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BIN L=L-1 AC=M AC=AC-48 AC</td> <td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td> <td>* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC OUT IIE LNA RY CAL ACHECK JTZ START JMP READIN EXECUT LHI 11 LLI 240 BANK0 EGU 40009 BANK2 EGU 50009 BANK3 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK3 EGU 5009 BANK3 EGU 5009 BANK3 EGU 50009 BANK3 EGU 50009 BANK3 EGU 50009 BANK3 EGU 50009 BANK4 LA1 10 CAL FERRA LA1 10 CAL ESE LAM SUT 46 SUT</td> <td>ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 5 L</td>	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD MSD TO AC AC=AC+12A LOAD MSD TO AC AC=AC+12A LOAD MSD TO AC AC=AC+12A DOAD MSD TO AC AC=AC+12A JUMP IF E IS NOT FORMAT ERROR FLAG T THEM INTO BINARY REP- H=11 L=240 ENTER BANK NO- ENTER FINAL ADDRE LP246 FINAL ADRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BIN L=L-1 AC=M AC=AC-48 AC	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC OUT IIE LNA RY CAL ACHECK JTZ START JMP READIN EXECUT LHI 11 LLI 240 BANK0 EGU 40009 BANK2 EGU 50009 BANK3 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK2 EGU 50009 BANK3 EGU 5009 BANK3 EGU 5009 BANK3 EGU 50009 BANK3 EGU 50009 BANK3 EGU 50009 BANK3 EGU 50009 BANK4 LA1 10 CAL FERRA LA1 10 CAL ESE LAM SUT 46 SUT	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 5 L
353 7 REI 354 * FORMAT EREOR ROUTINE 354 * FORMAT LEI 240B 354 * FORMAT LEI 240B 354 * LBI 306B 355 14 160 FORMAT LEI 240B 354 * LBI 305B LBI 305B 361 70 150 0 CAL TTYOUT 364 14 197 LBI 305B CAL TTYOUT 364 14 197 LBI 305B CAL TTYOUT 366 70 150 CAL TTYOUT LBI 305B 366 70 186 CLISTA CAL CALF 375 70 99 CAL TTYOUT LBI 305B 376 37 70 90 CAL BINECD 378 38 253 LEI 253 DCL 383 4128 ADI LES 253 DCL 383 4128 ADI LES LEA 361 385 200 LEA JFZ FMI D 397 * ENTER ADDRESS AND CONVER: </td <td>TYPE (SP) LOAD (SP) TYPE (P) LOAD (C) TYPE (C) LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG I THEM INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER FINAL ADDRE LP246 FINAL ADDRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BINAR L=252 STORE BANK NO IN L=L+1=253 STORE INITIAL ADR</td> <td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td> <td>* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JTZ START JTT IB LMA RY CAL ACHECK JTZ START UMP READIN EXCLI 240 BANKO EQU 4000B BANK1 EQU 4000B BANK1 EQU 4400B BANK2 EQU 5400B BANK2 EQU 5400B BANK3 EQU 5400B BANK3 EQU 5400B BANK4 LAI 8 CPM JTZ BANK0 LAI 8 CPM JTZ BANK1 LAI 10 CPM JTZ BANK1 LAI 11 CPH IND LAI 11 CPH IND LAI 12 CM IND IML KRA LMA INL KRA LAI 255</td> <td>ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=PA0 BANK 0 LOCATION BANK 1 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 4 LOCATION BANK 2 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 7 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 7 L</td>	TYPE (SP) LOAD (SP) TYPE (P) LOAD (C) TYPE (C) LOAD MEMORY TO B BIN TO BCD CONV E-253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+12A LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG I THEM INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER FINAL ADDRE LP246 FINAL ADDRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BINAR L=252 STORE BANK NO IN L=L+1=253 STORE INITIAL ADR	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* TAPEIN CAL ENTERA READIN CAL DATAIN OUTINE RAR JTC START LLT 250 LCM CAL SETMA S LAC JTZ START JTT IB LMA RY CAL ACHECK JTZ START UMP READIN EXCLI 240 BANKO EQU 4000B BANK1 EQU 4000B BANK1 EQU 4400B BANK2 EQU 5400B BANK2 EQU 5400B BANK3 EQU 5400B BANK3 EQU 5400B BANK4 LAI 8 CPM JTZ BANK0 LAI 8 CPM JTZ BANK1 LAI 10 CPM JTZ BANK1 LAI 11 CPH IND LAI 11 CPH IND LAI 12 CM IND IML KRA LMA INL KRA LAI 255	ENTER ADDRESS READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND A1 JUMP IF A=0 READ INPUT DATA H=11 L=PA0 BANK 0 LOCATION BANK 1 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 4 LOCATION BANK 2 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 7 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 5 LOCATION BANK 7 L

.

606												R • = 4			
606				*PROM 1	JIST	INC POUTINE'		690	68	1 3 9	8		.1410	LISTI	
606				*				593					• •		
606	46	11		LISTIN	LHI	11	H=11	693				* PRCM	Paari	FANNES	
608	54	240			LLI	240	L=240	693				*			
610	70	148	ı		CAL	ENTERL	ENTER INITIAL & F	693	70	1.41	- I	PEDCEM	CAL.	ENTERA	ENTER MEMORY ADDR
				INAL A	DR -			1			•	ESS	0.112		CTILIK MENDIAT ADDI
613	70	166	0	LISTER	ÇAL	CRLF		696	54	255		PCI	1.1.1	255	REPPOCRAM CONTR.
616	- 54	251			1.L.I	251	L=251	698		253				253	4C=253
618	6	252			LAI	252	NO. OF INSTR. PER		248				L.MA		LUAD AC TO MEMORY
				LINE				701		141				21 SB	CAERIACE RETURN
620	248				LMA		LOAD AC TO MEMORY	703	70	150	0			TIYOUT	
621	70	116	1	LISTI	CAL	PRINTA	PRINT ADDRESS	705	70	1.51	1	202		SETMA	SEI ADDRESS TO 17
624	14	160			LBI	240B	LOAD [SP]					02		•	
626		150	0		CAL	TTYOUT	PRINT (SP)	709	6	255		•	LAI	255	COMPLEMENT INPUT
629		194			LBI	302B	LOAD (B)	1				DATA			
631	70	1.50	0		CAL	TTYOUT	PRINT (B)	711	175				XEM		LOAD DATA TO AC
634	- 54	253			1.1	253	L=253	712	B3					118	VELTE DATA TO OUT
636	199				LAM		LOAD AI TO AC	1	-			1			
637	-81				OUT	108	OUTPUT AI TO OUT	713	- 6	4			LAI	4	AC=4+ DELAY
				o				715	87					138	PROCEAM PULSE ENA
638	38	248			LEI	248	READ DELAY/DATA B					BLE			
				1T CON	TR			715	38	197			LEI	197	E=197. DELAY - 52
640	67				1 MP	10	READ INPUT FROM L					0 MSEC		•••	0-1111 20041 - 32
				702				718	70	55	0	PCA		TTYPI	DELAY - 8.672 MSE
64L	18			L1572	RAL				-		-	C .			
642	- 54	249				249	L=249	721	32				INE		E= E+ 1
644	248				LMA		SAVE INPUT DATA	722	72	806	2			P04	JUMP IF E IS NOT
645	96	144	5		JTC	PRINTP	PRINT (P) IF CARR					0		,	
				Y=1				725	6	0		•	LAI	n	AC=0
648	14	206			LBI	3168	LOAD [N]	727	87					13B	DISABLE PROCEAM F
650		150	0		CAL	TTYOUT	PRINT (N)					ULSE		••-	
653	68	149	2		JHP	LIST3		728	45			v-# 10	RST	5	DELAY APPROXI. 9
656	-14	206		PRINTP	1.B1	3200	LOAD (P)					MSEC		•	
658	-70	1 50	0		CAL	TTYOUT	PRINT [P]	729	67				INP	IF	READ DATA FROM 17
661	199			LIST3	LAM		LOAD DATA TO AC					02			
662	- 32				INE		E=E+L	730	191				CPM		COMPARE DATA
663	72	129	2		JFZ	LIST2	JUMP IF E IS NOT			246	g			PCS	JUMP IF COMPARED
				0				734		164	-			244B	LOAD (S]
666	14	198			LBI	306B	LOAD [F]	736		1 50	đ			TTYOUT	PRINCES
866	70	150	0		CAL	TIYOUT	PRINT (F)	739		11			LHI		, , , , , , , , , , , , , , , , , , , ,
671	14	160			LBI	2408	LOAD [5P]	741		255				255	
673	70	150	9		CAL	TTYOUT	PRINT [SP]		207				LAM	E.7.5	
676	70	192	1		CAL	ACRECK	AF - AI	744					INB		
679	104	206	1		JŢŹ	START			249				LMB		LOAD B TO MEMORY
682	54	251			LLI	251	LOAD LINE CONTR.	746		194	2			PC2	DOUB S TO MERSIN
				TO AC				749		197	ō			ERFOR	PRINT (?)
684	215				LCM		LOAD MEMORY TO C	752		113	ĭ			LISTA	PRINT ADDRESS
685	16				INC		C=C+1	755		206	î			START	
686					LNC			758		192	i	PC5		ACHECK	
687	104	101	2		JTZ	LISTER	JUMP IF LINE CONT			206	i			START	
					-					184	ġ			PCI	CONTINUE PROC. NE
								1			5	XT INS		· - ·	00.41140E FA0CE 42
								767					END		

· · ·

.

APPENDIX VI

intellec[®] Bare Bones⁸ and Microcomputer Modules

The widespread usage of low-cost microcomputer systems is made possible by Intel's development and volume production of MCS-8 microcomputer sets. To make it easier to use these sets, Intel now offers complete 8-bit modular microcomputer development systems called Intellec 8.

The Intellec modular microcomputers provide a flexible, inexpensive, and simplified method for developing OEM systems. They are selfcontained, expandable systems complete with central processor, memory, I/O, crystal clock, power supplies, standard software, and a control and display console.

The major benefit of the Intellec modular microcomputers is that random access memories (RAMs) may be used instead of read-only-memories (ROMs) for program storage. By using RAMs, program loading and modification is made much easier. In addition, the Intellec front panel control and display console makes it easier to monitor and debug programs. What this means is faster turn-around time during development, enabling you to arrive at that finished system sooner.

The Intellec 8 Eight-Bit Microcomputer Development System. The Intellec 8 is a microcomputer development system designed for applications which require 8-bit bytes of data to perform either binary arithmetic manipulations or logical operations. The Intellec 8 comes complete with power supplies, display and control panel, and finished cabinet. It can directly address up to 16k 8-bit bytes of memory which can be any mix of ROMs, PROMs, or RAMs. The Intellec 8 is designed around the Intel 8008 central processor chip. There are 48 instructions including conditional branching, binary arithmetic, logical, register-to-register, and memory reference operations. I/O channels provide eight 8-bit input ports and twenty-four 8-bit output ports — all completely TTL compatible. The unit has interrupt capability and a two-phase crystal clock that operates at 800kHz providing an instruction cycle time of about 12.5μ s.

Bare Bones 8. The Bare Bones 8 has the same capability as the Intellec 8 only it does not include the power supplies, front panel, or finished cabinet. It is designed as a rack-mountable version.

The Intellec 8 system comes with a standard software package which includes a system monitor, resident assembler, and text editor. The programmer can prepare his program in mnemonic form, load it into the Intellec 8, edit and modify it, then assemble it and use the monitor to load the assembled program.

Other development tools for the Intellec 8 include a PL/M compiler, cross assembler, and simulator designed to operate on large scale general purpose computers. PL/M, a new high-level language, has been developed as an assembly language replacement. A PL/M program can be written in less than 10% of the time it takes to write that same program in assembly language without loss of machine efficiency.

Standard Microcomputer Modules. Microcomputer Modules, standard cards that can be purchased individually so that the designer can develop his system with as little or as much as he needs, are also available.

Additional CPU, Memory, Input/Output, PROM Programmer, Universal Prototype, and other standard modules provide developmental support and systems expansion capability.

MCS-8 MICROCOMPUTER DEVELOPMENT SYSTEMS

 Intellec 8 (imm8-80A): Complete Microcomputer Development System Central Processor Module RAM Memory Modules (8192 x 8) Input/Output Module (TTL compatible) PROM Memory Module (4k x 8 capacity; 1k Resident System Monitor included) PROM Programmer Module Control Console and Display Power Supplies and Cabinet
 Bare Bones 8: MCS-8 System without power supplies, cabinet, or control console

Standard Software

Resident	Assembler	Requires
System Monitor	Text Editor	8k of RAM

The Intellec 8 is a complete microcomputer development system for MCS-8 microcomputer systems. Its modular design allows the development of any size MCS-8 system, and it has built-in features to make this task easier than it has ever been before.

The basic Intellec 8 (imm8-80A) consists of six microcomputer modules (CPU, 2-RAM, PROM, I/O and PROM programmer), power supplies, and console and displays in a small compact package. The heart of the system is the imm8-82 Central Processor Module. It is built around Intel's 8008-1, an 8-bit CPU on a chip. It contains all necessary interface to control up to 16k of memory, eight 8-bit input ports, twenty-four 8-bit output ports, and to respond to real time interrupts.

The Intellec 8 has 9k bytes of memory in its basic configuration and may be expanded up to a maximum of 16,384 bytes of memory. Of the basic 9k bytes of memory, 8192 bytes are random access read/write memory located on the imm6-28 RAM Memory Modules and are addressed as the lower 8k of memory. This memory may be used for both data storage and program storage. The remaining 1024 bytes of memory are located on the imm6-26 PROM Memory Module and addressed as the upper 1280 bytes of the 16k memory. This portion of memory is a system monitor in five 1702A PROMs. Eleven additional sockets are available on the imm6-26 for monitor or program expansion. Control for the PROM Programmer Module (imm6-76) is included with the monitor for system control.

PROM memory modules and RAM memory modules may be used in any combination to make up the 16k of directly addressable memory. Facilities are built into these modules so that any combination of RAM and ROM or PROM may be mixed in 256 byte increments.

Input and output in the Intellec 8 is provided by the imm8-60 I/O module. It contains four 8-bit input ports, and four 8-bit output ports. In addition it contains a universal asynchronous transmitter/receiver chip as well as a teletype driver, receiver, and reader control. Bit serial communication using only the teletype drivers, receivers, and the I/O port, is also possible with this module.

The universal asynchronous transmitter receiver chip may

- 9k bytes of Memory (expandable to 16,384 bytes - Intellec 8)
- 5k bytes of Memory (expandable to 16,384 bytes Bare Bones 8)
- Direct Access to Memory and I/O
- Four 8-bit input ports (expandable to eight)
- Four 8-bit output ports (expandable to twenty-four)
- Universal Asynchronous Transmitter Receiver for serial communications interface
- Real time interrupt capability
- Crystal controlled master system clock

operate at either 110 baud for standard teletype interface or 1200 baud for communication with a high speed CRT terminal. Additional I/O modules, imm8-60, and output modules, imm8-62, can expand the I/O capability of the Intellec 8 to eight input ports and twenty-four output ports, all TTL compatible.

An interrupt line and an 8-bit interrupt instruction port is built into the imm8-82 Central Processor Module. When an interrupt occurs, the processor executes the instruction which is present at the interrupt instruction port. In the Intellec 8, both the interrupt line and the interrupt instruction port are connected to the console. The processor may be interrupted by depressing the switch labeled INT, and the interrupt instruction is entered in the ADDRESS/ INSTRUCTION/DATA switches.

Additional module locations are available in the Intellec 8 so the user may develop his own custom interface using the imm6-70 Universal Prototype Module. All necessary control signals, data, and address buses are present at the connectors of the unused module locations for this expansion. When memory, I/O, and custom interfaces are added to the Intellec 8, care should be taken not to exceed the built-in power supply capability.

Every Intellec 8 comes with three basic pieces of software, the systems monitor, a resident program located in the upper 1280 bytes of memory, a symbolic assembler and a text editor. The resident systems monitor allows the operator to punch and load tapes, display and alter memory, and execute programs.


With the PROM Programmer Module, 1702A PROMs may be programmed and verified under control of the system monitor.

The text editor is a paper tape editor to allow the operator to edit his source code before assembly. The assembler takes this source tape and translates it into object code to run on the Intellec 8 or any MCS-8 system.

The Intellec 8 microcomputer development system is also available in a Bare Bones 8 version. In this version the power supply, chassis, console, and display are removed leaving the user a compact rack mountable chassis to imbed in his own system.



Intellec 8/Bare Bones 8




intel

INTELLEC 8 CONTROL CONSOLE AND DISPLAY


The Control Console directs and monitors all activities of the Intellec 8. Complete processor status, machine cycle conditions and operational control of all processor activity are provided, and additional controls facilitating program debugging and hardware checkout are included on the control console.

- STATUS is a display of the operating mode of the processor.
 - 1. RUN indicates the processor is running.
 - WAIT indicates the processor is waiting for memory or I/O to be available.
 - 3. HALT indicates the processor is in a stopped state.
 - HOLD indicates an I/O or memory access is in progress from the Control Console (occurs with WAIT or HALT).
 - SEARCH COMPL indicates the processor has executed instructions until the search address and pass counter settings have been reached. (See LOAD PASS 26, and SEARCH-WAIT 33)
 - 6. ACCESS REQ indicates an I/O or memory access is pending from the Control Console.
 - INT REQ indicates an interrupt is pending from the Control Console (see INT 38).
 - 8. INT DISABLE not applicable.

- CYCLE provides continuous display of the processor's machine cycle status.
 - FETCH indicates the current machine cycle is fetching an instruction from memory.
 - MEM indicates the processor is executing a memory read (PCR) or memory write (PCW) cycle, or, under manual control, a direct access to memory is in progress.
 - I/O indicates the processor is executing an I/O read or write cycle (PCC) or, under manual control, a direct access to I/O is in progress.
 - 12. DA indicates a direct access to memory or I/O is in progress.
 - READ/INPUT indicates a memory or input read operation is in progress.
 - WRITE/OUTPUT indicates a memory or output write operation is in progress.
 - 15. INT indicates an interrupt cycle is in progress.
 - 16. STACK not applicable.
- ADDRESS is a display of memory and I/O address.
 17. INDICATORS 14-15 not applicable.
 - INDICATORS 0-13 are a display of the address of memory being accessed during a Fetch, Read, Write, or during manual MEM ACCESS.
 - 19. INDICATORS 9-13 are a display of the I/O address during an input, an output, or during a manual I/O ACCESS.



- INSTRUCTION/DATA is a display of the instruction or data.
 - 20.INDICATORS 0-7 are a display of the instruction or data between the processor and memory or I/O.
- REGISTER/FLAG DATA is the display of the processor data bus during executions of an instruction (display is dependent upon instruction being executed).
 - 21. INDICATORS 0-7 are a display of the contents of the CPU data bus when the instruction is executed. In the case of move instructions, the contents of the source register is displayed. Flags C, P, Z, and S are a special case. The flag status appears in the lower four bits, only when an input instruction is executed.
- ADDRESS/DATA These eight switches provide entry of address or data for manual or SENSE operation of the processor (see SENSE 30).
 - 22. MEM ADDRESS HIGH The upper six bits of memory address for direct access or search operations are entered here.
 - 23. I/O ADDRESS The five bit I/O address for manual I/O ACCESS is entered here.
 - 24. SENSE DATA Data to be input during a SENSE mode operation is entered here (see SENSE 30).



- ADDRESS/INSTRUCTION DATA These eight switches provide entry of data, address, and instructions during manual or interrupt operation of the processor.
 - 25. MEM ADDRESS LOW The lower eight bits of memory address for direct access or search mode operation are entered here. INT INST During an interrupt cycle the interrupt instruction is fetched from here (see INT 38).

DATA Data for deposit to memory or an output port during manual operation is entered here (see DEP 36 , and DEP AT HLT 37).

PASS COUNT Data to be loaded into the pass count register is entered here (see LOAD PASS 26.).

- ADDRESS CONTROL These four switches control addressing of memory and I/O and loading of the search address during manual operation of the processor.
 - 26. LOAD PASS Loads pass count into pass count register (PASS COUNT is the number of times the processor will iterate
 - through the search address during a search operation before indicating SEARCH COMPLETE (see SEARCH-WAIT 33 and SEARCH COMPL 5)
 - 27. DECR decrements the loaded address by one (see LOAD 29).
 - 28. INCR increments the loaded address by one (see LOAD 29).
 - 29. LOAD loads contents of address high and low into memory access register for manual direct access to memory or search mode operation (see MEM ACCESS 32, and SEARCH-WAIT 33).
- MODE These five switches select the processor's mode of operation.
 - 30. SENSE causes the processor to input data from the SENSE DATA switches during execution of an input instruction instead of the addressed input port (see SENSE DATA 24).
 - **31. I/O ACCESS** provides access to any input port and control of any output port when the processor is in a WAIT mode.
 - 32. MEM ACCESS allows access to and control of any location in memory when the processor is in the WAIT mode.
 - 33. SEARCH-WAIT provides for execution of a program to a specific location, where the processor enters a wait mode and displays current system conditions.
 - 34.WAIT causes the processor to go into a manual WAIT mode.
- CONTROL These five switches provide operator control of the processor.
 - 35. STEP/CONT provides single step execution of a program while the processor is in a WAIT mode or continuation of a program from the SEARCH COMPLETE condition.
 - 36. DEP deposits an 8-bit word to memory or output during a memory or 1/O access operation (see DATA 25).
 - 37. DEP AT HLT deposits an 8-bit word to a selected memory location or output automatically during a programmed HALT (see DATA 25).
 - 38. INT causes the processor to execute an interrupt cycle, fetching the interrupt instruction from the INT INST switches (see INT INST 25).
 - 39. RESET causes processor to begin execution of program at memory location zero by resetting program counter to zero. All other registers remain unchanged.

POWER and PROM PROGRAMMING

- 40. PRGM PROM PWR Power switch for high voltage used with PROM programmer.
- 41. POWER Key operated main power switch
- 42. PRGM PROM Zero insertion force socket for 1602A or 1702A PROM to be programmed

SYSTEMS SOFTWARE

The Intellec 8 and Bare Bones 8 Microcomputer Development Systems come with three pieces of software: Resident System Monitor, Text Editor and Symbolic Assembler. The Text Editor and Assembler are supplied on paper tape and are loaded with the System Monitor.

SYSTEM MONITOR

- Loads and punches paper tape
- Displays and alters contents of memory
- Fills memory with constants
- Executes programs in memory
- Moves blocks of data in memory
- Programs 1602A or 1702A PROMs

The System Monitor is contained in five 1702A PROMs and is assigned to the upper 1280 words of memory, leaving the lower 15k of memory for program and data storage. This executive software allows the operator to load and punch BNPF or hexadecimal format tapes, display and alter memory, load constants to memory, move blocks of RAM memory, and execute user programs.

The System Monitor is extended by the control software for the imm6-76 programmer module, which gives the monitor the ability to program 1602A to 1702A PROMs as well as being able to load memory from already programmed PROMs for duplication and verify the contents of PROMs against master tapes.

TEXT EDITOR

- Edits symbolic data from paper tape with data from operator's terminal
- Edited output is available via paper tape
- Appends text to editor input buffer
- Moves pointer to any desired location
- Finds and inserts or substitutes strings
- Deletes lines selectively

The Text Editor allows the operator to edit his source code, making corrections and additions. He may append code, delete code, locate strings, insert strings, substitute strings and output edited code via paper tape. The text editor runs on a minimum Intellec 8 system with teletype 1/O. (Requires a minimum of 8k x 8 of RAM.)

ASSEMBLER

- Standard symbolic assembler
- Input via prepunched paper tape
- Output in 8008 object code

The Symbolic Assembler is a multiple pass type. During Pass 1 the assembler reads the source code from the paper tape and generates a symbol table for later use. During Pass 2 the assembler generates the assembly listing. Also at this time, any detectable errors such as undefined jumps or missing symbols are indicated by a diagnostic printout on the teletype. Pass 3 may now be run. It generates object code, and punches it on paper tape. [Requires a minimum of 8k x 8 of RAM.]

DEVELOPMENT SUPPORT: PL/M COMPILER, ASSEMBLER and SIMULATOR

In addition to the standard software available with the Intellec 8, Intel offers a PL/M compiler, cross assembler, and simulator written in FORTRAN IV and designed to run on any large scale computer. These routines may be procured directly from Intel, or alternatively, designers may contact a number of nation-wide computer timesharing services for access to the programs. The output from both PL/M and the MCS-8 Assembler may be run directly on the Intellec 8 Microcomputer Development System.

PL/M Compiler: PL/M is a high level procedure-oriented systems language for programming the Intel MCS-8 microcomputer. The language retains many of the features of a high-level language, without sacrificing the efficiencies of assembly language. A significant advantage of this language is that PL/M programs can be compiled for either the Intel 8008 or future Intel 8-bit processors without altering the original program.


Assembler: The MCS-8 Assembler generates object codes from symbolic assembly language instructions. It is designed to operate from a timeshared terminal.

Simulator: The MCS-8 Simulator, called INTERP/8, provides a software simulation of the Intel 8008 CPU, along with execution monitoring commands to aid program development for the MCS-8.

intel

SYSTEMS SPECIFICATIONS

nary arithmetic, logical, register-to- gister and memory reference	Support Software:	PL/M Compiler written in
	STANDARD SYSTEMS a	Cross Assembler – FORTRAN IV Simulator nd OPTIONAL MODULES
	Modules and Accessories: Central Processor M Input/Output Modu PROM Memory Mod RAM Memory Mod	le • Finished Cabinet dule • Standard Software: ules (Two) System Monitor
_{CC} = 5V, I _{CC} = 12A* _{DD} = -9V, I _{DD} = 1.8A* _{GG} = -12V, I _{GG} = 0.06A	 Power Supplies Bare Bones 8 (imm8-81) S Modules: Central Processor M Input/Output Modu PROM Memory Mod 	Text Editor PROM Programming Module Standard System includes the following odule Standard Software: Ile System Monitor dule Resident Assembler *
$D_D = -9\pm 5\%$, $I_{DD} = 1A$ max., 0.5A typ. $G_G = -12V\pm 5\%$, $I_{GG} = 0.03A$ max., 0.016A typ. D_{HZ} , 115 VAC, 200 Watts arger power supplies may be required for xpanded systems. tellec 8: 7" x 17 1/8" x 12 1/4" able top only) are Bones 8: 6 3/4" x 17" x 12"	 Chassis (rack mount with Mother Boa Optional Modules available Additional I/O or O Additional RAM Me Universal Prototype Module Extender 	table *Requires a minimum of rd) 8k of RAM e for the Intellec 8 and Bare Bones 8: lutput Modules emory Modules Module
The international of the inter	ystal controlled at 800kHz ± 0.01% xpandable to nput ports xpandable to output ports gle Level indard via control console $C = 5V, I_{CC} = 12A^*$ $D = -9V, I_{DD} = 1.8A^*$ $G = -12V, I_{GG} = 0.06A$ $C = 5V \pm 5\%, I_{CC} = 11A max., 6A typ.$ $D = -9\pm 5\%, I_{DD} = 1A max., 0.5A typ.$ $G = -12V\pm 5\%, I_{GG} = 0.03A max., 0.016A typ.$ Hz, 115 VAC, 200 Watts arger power supplies may be required for spanded systems. ellec 8: 7" x 17 1/8" x 12 1/4" ble top only]	$\begin{array}{c} \mbox{spandable to} \\ \mbox{spandable to} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ \mbox{output ports} \\ \mbox{spandable to} \\ spandable$





imm 8-82 CENTRAL PROCESSOR MODULE

- Complete Central Processor Module with system clocks, interface and control for memory, I/O ports, and real time interrupt
- The heart of this module is Intel's 8008-1 processor on a chip – p-channel silicon gate MOS
- 48 instructions, data oriented
- Accumulator and six working registers
- Direct addressing of up to 16,384 bytes of memory. (PROM, ROM, or RAM)
- Directly addresses eight input ports and twenty-four output ports
- Subroutine nesting to seven levels
- Real time interrupt capability
- Direct memory access capability
- Interface to memory, I/O and interrupt ports through separate TTL buses
- Two phase crystal clock 800 kHz
- 12.5µs instruction cycle

The imm8-82 Central Processor Module is a complete 8-bit parallel central processor unit. It contains complete control for interface to memory and I/O. This is the main module in Intel's IntellecTM 8 systems.

The imm8-82 is built around Intel's 8008-1 CPU on a chip. It executes 48 instructions including conditional branching, register to register transfers, arithmetic, logical and I/O instructions. Six 8-bit registers and an 8-bit accumulator are provided. Subroutines may be nested to seven levels. Real time interrupt capability is provided and the processor may directly address up to 16,384 bytes of memory.


The imm8-82 has a fourteen bit TTL compatible memory address bus, an 8-bit data output bus and an 8-bit memory data input bus. Memory read and write signals and the wait request signal provide interface at TTL levels to any type of memory (including PROM, ROM, and RAM). Asynchronous interface to slower speed memories (access > 1μ s) is provided by the wait request signal. This causes the processor to wait for memory response to a read or write command.

The Central Processor Module directly addresses up to eight 8-bit input ports and twenty-four 8-bit output ports. The 5-bit I/O address is contained in the upper byte of the memory address bus. Addresses 0 through 7 are defined as input ports, and 8 through 31 as output ports. Control signals, I/O cycle, I/O in and I/O out, define the I/O cycle and its function. An 8-bit data output bus and an 8-bit data input bus, both TTL compatible, provide data channels in and out of the processor module.

Real time interrupt capability and direct memory access capability complete the list of functional features for the imm8-82. During an interrupt, the Central Processor Module responds to the instruction presented at the 8-bit interrupt instruction port. Unless the main program flow is altered by the interrupt instruction, the execution will continue where it left off before processing the interrupt. Eight bits of data including sign, carry, zero and parity flags are latched on a separate bus during the execution portion of most instructions.


The direct memory access capability allows an alternate source to access memory or I/O while temporarily suspending processor operation. At the end of this alternative access to memory, the processor may return to normal program execution.

All system timing is derived from a two phase crystal clock running at 800 kHz. This gives a machine cycle time of $12.5 \mu s \pm 0.01\%$ and provides an accurate timing source for software delay loops and other timing requirements.



Central Processor Module Specifications

Word Size:	Instruction: 8, 16, or 24 bits Data: 8 bits	System Clock :	Crystal controlled, $800 \text{ kHz} \pm 0.01\%$ Processor cycle time: $12.5 \mu s$
Central Processor:	8008-1 CPU, 8 bit accumulator, six 8-bit registers, subroutine nesting to seven levels, interrupt capability, asynchronous operation with memory	Connector:	Dual 50-pin on 0.125 in, centers, Connectors in rack must be positioned on 0.5 in, centers min, Wirewrap P/N C800100 from SAE
Instruction Set:	48 including conditional branching, binary arithmetic, logical operations,		P/N VPB01C50E00A1 from CDC
Memory Addressing:	register-to-register transfers, and I/O Any combination of PROM, ROM and RAM up to 16,384 bytes	Board Dimensions: Operating Temp :	6,18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum 0°C to +55°C
Memory Interface:	Address: 14 bits TTL latching bus Data: 8-bit TTL bus to and from memory	DC Power Requirements:	$V_{CC} = +5V \pm 5\%$, $I_{CC} = 2.2A$ max, 1.0A typical
I/O Addressing:	Input: Eight 8-bit input ports Output: twenty-four 8-bit latching output ports		$V_{DD} = -9V \pm 5\%$, $I_{DD} = 0.06A$ max., 0.03A typical
I/O Interface:	8-bit TTL compatible buses to and from CPU. 8-bit TTL latched bus with execution data including flags (sign, parity, zero, and carry information)	Support Software:	PL/M Compiler Cross Assembler Simulator






imm6-28 RAM MEMORY MODULE

- 4096 8-bit bytes per module
- Static memory, no clocks required
- Interfaces with the imm8-82 8-bit Central Processor Module
- Single +5V power supply

- Low power requirements
- For use in expansion of Intellec 8 systems to 16k bytes of memory
- Built-in decoding of module select for expansion to 65k bytes of memory

The imm6-28 RAM Memory Module is a standard $4k \times 8$ memory module designed for use with the Intellec 8 Microcomputer Development System. This module contains address and data buffers, read/write timing circuits and is implemented with Intel's 2102 1k x 1 static RAM. Although the basic memory module is 4096 x 8, configurations as small as 1024 x 8 are also available.


The imm6-28 RAM Memory Module is used with the MCS-8 Micro Processor in configurations of up to 16k bytes of memory (4 modules). The imm8-82 Central Processor Module directly interfaces with the imm6-28 RAM Memory Module with all module select decoding done directly on the connector. This allows an imm6-28 to be moved to any location within the 16k of memory without making any changes in the module. This built-in decoding allows additional expansion of memory by bank switching.



RAM Memory Module

RAM Memory Module Specifications

Memory Size:	4k bytes
Word Size:	8 bits
Memory Expansion:	To 65k bytes (16 modules)
Cycle Time:	1μs
Interface:	TTL compatible inputs; open collector outputs (positive true logic)
Capacity:	4096 bytes
Connector:	Dual 50-pin on 0.125 in. centers. Connectors in rack must be positioned on 0.5 in. centers min. Wirewrap P/N C800100 from SAE P/N VPB01C50E00A1 from CDC
Board Dimensions:	6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum.
Operating Temperature:	0°C to 55°C
DC Power Requirement:	$V_{CC} = +5V \pm 5\%$, $I_{CC} = 2.5A$ max., 1.25A typical






imm6-26 PROM MEMORY MODULE

- Provides sockets for up to sixteen PROMs (4096 x 8)
- Static memory, no clocks required
- Interfaces with imm8-82 8-bit Central Processor Module
- Accepts Intel 1602A or 1702A PROMs or 1302 ROMs
- Logic to allow any mix of PROM in 256 byte (8-bits) increments with RAM to 16k when used with the imm8-82 8-bit Central Processor Module
- Built in decoding of module select for expansion to 65k of memory

The imm6-26 PROM Memory Module may be used with the imm8-82 8-bit Central Processor Module for nonvolatile program storage. Each PROM Memory Module has sockets for from one to sixteen of Intel's 1602A or 1702A PROMs. In addition, the 1302 mask programmed ROM may be used in place of the PROMs in OEM applications.

The PROM Memory Module is used for program storage and look-up-tables with the MCS-8 8-bit Micro Processor. It interfaces directly with the imm8-82 Central Processor Module and may be used with the imm6-28 RAM Memory Module in any combination to 16k bytes. Special control logic on the imm6-28 module allows any mix of PROM and RAM in a system in 256 byte increments.

For memories larger than 4k bytes, decoding on the module allows addressing of up to sixteen imm6-28 modules for a total of 65k bytes of memory. The decoding is accomplished on the module connector. Any imm6-26 may be plugged in to any memory module connector.




PROM Memory Module Specifications

Memory Size:	4k bytes
Word Length:	8 bits
Memory Expansion:	To 65k bytes (16 modules)
Interface:	TTL compatible inputs; open collector outputs (positive true logic)
Capacity:	256 to 4096 bytes in 256 byte increments
Connector:	Dual 50-pin on 0.125 in, centers. Connectors in rack must be positioned on 0.5 in, centers min, Wirewrap P/N C800100 from SAE P/N VPB01C50E00A1 from CDC
Board Dimensions:	6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum.
Operating Temperature:	0°C to 55°C
DC Power Requirement:	$V_{CC} = +5V \pm 5\%$ $I_{CC} = 1.6A \text{ max., } 1.1A \text{ typical}^{(1)}$ $V_{DD} = -9V \pm 5\%$ $I_{DD} = 1.6A \text{ max., } 1.0A \text{ typical}^{(1)}$

(1)Board loaded with all 16 PROMs.





.


imm8-60 INPUT/OUTPUT MODULE

- Four 8-bit input ports and four 8-bit latching output ports
- TTL compatible
- Interfaces directly with imm8-82 Central Processor Module
- Teletype asynchronous transmitter/receiver and controls on board
- Transmission rates of 110 or 1200 baud
- Crystal clock for asynchronous transmitter/receiver
- Capable of high speed serial communications to 9600 baud

The imm8-60 I/O Module provides four 8-bit TTL compatible input ports and four 8-bit TTL compatible latching output ports. It interfaces directly with the imm8-82 Central Processor Module. Built-in decoding on the board provides for expansion of I/O to the maximum with the addition of one imm8-60 and two imm8-62 Output Modules (eight input ports and twenty four output ports).

For more efficient use of the imm8-82 Central Processor, an asynchronous transmitter receiver is included in the module. This frees the processor of time-consuming bit manipulation during bit serial data transmission. The transmitter receiver operates at either 110 or 1200 baud and by alteration of the basic clock frequency, data rates to 9600 baud may be obtained. The module contains drivers and receivers for connection to a teletype. These may be used with the asynchronous transmitter receiver or directly with I/O ports for bit serial transmission and reception of teletype data.

The module is configured with all common control signals bused to the module on the PC connector, while all I/O signals are available at the ribbon connectors on the top of the module.




I/O Module

I/O Module Specifications

Word Size:	8 bits
Capacity:	Four 8-bit input ports, four 8-bit output ports
I/O Interface:	Input ports: TTL compatible (complement Data In)
	Output ports: TTL compatible (complement Data Out)
	Communications Interface:
	Direct: TTL compatible input and output
	TTY: 20mA TTY interface with discrete transmitter and receiver
	TTY RDR Control: Discrete relay interface
Serial Communication Rate:	Crystal controlled to 110 or 1200 baud
Connector:	Dual 50-pin on 0.125 in, centers. Connectors in rack must be positioned on 0.5 in, centers min, Wirewrap P/N C800100 from SAE
	P/N VPB01C50E00A1 from CDC
	Ribbon Type P/N 3417 from 3M
Board Dimensions:	6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum.
Operating Temperature:	0°C to 55°C
DC Power Requirement:	V_{CC} = +5V ± 5%, I_{CC} = 0.820A max., 0.478A Typical
	$V_{DD} = -9V \pm 5\%$, $i_{DD} = 0.080A$ max., 0.050 Typical
	V_{GG} = -12V ± 5%, I _{GG} = 0.030A max., 0.016A Typical


imm 8-60 Block Diagram



imm8-62 OUTPUT MODULE

- Eight 8-bit Latching Output Ports
- Interfaces Directly with imm8-82 CPU Module
- Decoding for Expansion to Full Output Complement
- TTL Compatible

The imm8-62 Output Module provides eight 8-bit latching output ports for direct interface with the imm8-82 CPU Module. Each port is individually addressable, and all outputs are TTL compatible. The module address includes decoding for expansion to a full complement of 24 output ports. This may be accomplished by using two imm8-60 I/O Modules and two imm8-62 Output Modules. All output signals are available through a ribbon connector at the top of the module.






Output Module Specifications

Word Size:	8-bits								
Capacity:	Eight 8-bit latching output ports								
Interface:	TTL compatible (complement Data Out)								
Connector:	Dual 50-pin on 0,125 in, centers. Connectors in rack must be positioned on 0.5 in, centers min, Wirewrap P/N C800100 from SAE P/N VPB01C50E00A1 from CDC Ribbon Type P/N 3417 from 3M								
Board Dimensions: Operating Temperature: DC Power Requirement:	6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum. 0° C to 55°C V _{CC} = +5V ± 5%, I _{CC} = 0.840A max., 0.420A typical								

imm8-62 Block Diagram



imm6-76 PROM PROGRAMMER MODULE

- High speed programming of Intel's 1702A or 1602A PROM
- All necessary timing and level shifting included


- Direct interface with Intel's Intellec 8 Microcomputer Development System
- Complete software necessary for use included with Intellec 8 system monitor

The imm6-76 PROM Programmer Module provides all necessary hardware and software to add PROM programming capability to the Intellec 8 microcomputer development system.

The module has been designed to slip into the Intellec 8 and provides all connections to the zero insertion force socket on the front panel. All required timing and level shifting is accomplished on the module utilizing the high voltage power supply already located in the Intellec 8.

Software to control programmer operation is included as part of the Intellec 8 system monitor. This software is specifically written for the Intellec 8 and allows both programming and verification of 1602A and 1702A PROMs. In addition, the contents of any PROM may be listed or unloaded into memory for duplication.

The imm6-76 may also be used as a stand alone PROM programmer with toggle switches or with another computer providing data address and control signals.




imm6-70 UNIVERSAL PROTOTYPE MODULE

- Provides breadboard capability for developing custom interfaces
- Standard size of all microcomputer modules
- 3M 40 pin ribbon connector on top of module provides direct I/O connections
- Will accept standard wirewrap sockets with 0.1 in. x 0.3 in. or 0.1 in. x 0.6 in lead spacing
- Capacity for 60 16-pin or 14-pin sockets or 24 24-pin sockets
- All power is bused on board. Pins on PC connector and pins to individual sockets are uncommitted for maximum flexibility

The imm6-70 Universal Prototype Module is a standard size microcomputer module with power buses which interface with the Intellec 8. It provides a standard format for prototyping both customer interface and system control. I/O interface is provided through ribbon-type connectors on top of the module.

The module will accept dual in-line packaged components having pin center-to-center dimensions of 0.100 inch by 0.300 inch or 0.100 inch by 0.600 inch. These parts should be mounted in standard wirewrap sockets.



Universal Prototype Module Specifications

Capacity:

Connector:

60 16-pin or 14-pin sockets or 24 24-pin sockets. Standard wirewrap sockets with pins on 0,100 in. by 0.300 in. centers or 0,100 in. by 0.600 in. centers. Board spacing dependent on components and sockets used.

Dual 50-pin on 0,125 in. centers.

Wirewrap P/N C800100 from SAE P/N VP801C50E00A1 from CDC Ribbon Type P/N 3417 from 3M 6,18 in, x 8.0 in, x 0.062 in. Board to be on 0.5 in. centers minimum,

Board Dimensions:






imm6-72 MODULE EXTENDER

- Allows any module to be extended for ease of debugging, testing, and maintenance
- Standard dual 50-pin configuration for use with all microcomputer modules

The imm6-72 Module Extender is designed to be used with the Intellec 8 system. It allows the operator to extend any module out of the cage for servicing while maintaining all electrical connections.



Module Extender

Module Extender Specifications

Connector:

Dual 50-pin on 0.125 in, centers. Connectors in rack must be positioned on 0.5 in, centers min, Wirewrap P/N C800100 from SAE

P/N VPB01C50E00A1 from CDC

Extending connector is mounted on board.

Board Dimensions:

6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum.

•

U.S. SALES AND MARKETING OFFICES

U.S. MARKETING HEADQUARTERS

3065 Bowars Avenue 408/246-7501, TWX: 910-338-0026 Telex: 34-6372 *Santa Clara, California 95051

Hank O'Hara 3065 Bowers Avenue 408/246-7501, TWX: 910-338-0025 Telex: 34-6372 *Santa Clara, Californía 95051

NATIONAL SALES MANAGER

WESTERN

William T. O'Brien 17291 Irvine Blvd., Suite 262 714/838-1126, TWX: 910-595-1114 *Tustin, California 92680

FLORIDA

ILLINOIS

MARYLAND

Semtronic Associates, Inc. P.O. Box 1449 305/771-0010 Pompano Beach 33061

Semtronic Associates, Inc. 685 Chelsea Road 305/831-8233 Longwood 32750

Mar-Con Associates, Inc. 4836 Main Street 312/675-6450 Skokie 60076

Barnhill and Associates 1931 Greenspring Drive 301/252-5610 Timonium 21093

Barobill and Associates

Intel Corp. 2 Militia Drive, Suite 4 617/861-1136, Telox: 92-3493 *Lexington 02173

P.O. Box 251 301/252-5610 Gien Arm 21057

MASSACHUSETTS

Datcom Datcom 7A Cypress Drive 617/273-2990 Burlington 01803

ARIZONA

Sales Engineering, Inc. 7155 E. Thomas Road, No. 6 602/945-5781, TWX: 910-950-1288 Scottadale 85252

CALIFORNIA

Intel Corp. 3065 Bowers Avenue 408/246-7501, TWX: 910-338-0026 *Santa Clara 95051 Intel Coro.

.7291 irvine Blvd., Suite 262 714/838-1126, TWX: 910-595-1114 *Tustin 92680

Earle Associates, Inc. 4433 Convoy Street, Suite A 714/278-5441, TWX: 910-335-1585 San Diego 92111

COLORADO

Intel Corp. 1341 South Lima St. 303/755-1335 *Aurora 80010

CANADA

Multilek, Inc. 4 Barran Street 613/825-4695 Ottawa, Ontario K2C 3H2

*Direct Intel Office

U.S. REGIONAL SALES MANAGERS' OFFICES MID-AMERICA NORTHEAST

Mick Carrier 13333 N. Central Expressway Suite 110 214/234-1109, TWX: 910-867-4763 *Dallas, Texas 75231

James Saxton 2 Militia Drive, Soite 4 617/861-1136, Telex: 92-3493 *Lexington, Massachusetts 02173

U.S. SALES OFFICES

MICHIGAN

Sheridan Associates, Inc. 33708 Grand River Avenue 313/477 3800 Farmington 48024 MINNESOTA

Intel Corp. 800 Southgate Office Plaza 5001 West 78th Street 612/835-6722 Bloomington 55437 E.C.R., Inc. 5280 W. 74th Street 612/831-4547, TWX: 910-576-3153 Minneapolis 55435

MISSOURI

Sheridan Associates, Inc. 110 S. Highway 140, Suite 10 314/837-5200 Florissant 63033

NEW JERSEY Addem Post Office Box 231

516/567-5900 Keasbey 08832

NEW YORK Ossmann Components Sales Corp. 395 Cleveland Drive 716/832-4271 Buffalo 14215 Addem 37 Pioneer Blvd. 516/567-5900 Huntington Station, L.I. 11746

NEW YORK (Continued) Ossmann Components Sales Corp. 280 Metro Park 716/442-3290 Rochester 14623 Ossmann Components Sales Corp. 1911 Vestal Parkway E. 607/785-9949 Vestal 13850 Ossmann Components Sales Corp. 132 Pickard Building 315/454-4477 Symeuse 13211 Ossmann Components Sales Corp. 411 Washington Avenue 914/338-5505 Kingston 12401 NORTH CAROLINA Bernhill and Associates 6030 Bellow Street 919/787-5774 Rateigh 27602

MID-ATLANTIC

Hank Smith

OHIO Sheridan Associates, Inc. 10 Knollcrest Drive 513/761-5432, TWX: 810-461-2670 Cincinnati 15237 Sheridan Associates, Inc. 7800 Walf Street 216/524-8120 Cleveland 44125 Sheridan Associates, Inc. Shiloh Bldg., Suite 250 5045 North Main Street 513/277-8911 Dayton 45405

PENNSYLVANIA

30 South Valley Road 215/647-2615, TWX: 510-668-7768 *Paoli, Pennsylvania 19301

Vantage Sales Company 21 Bala Avenue 215/667-0990 Bala Cynwyd 19004 Intel Corp. 30 South Valley Road 215/647-2615, TWX: 510-668-7768 *Paoli, Pennsylvania 19301 Sheridan Associates, Inc. 4268 North Pike, North Pike Pavilion 412/373-1070 Monroeville 15146

TENNESSEE Barnhill and Associates 205 Chicasaw Drive 615/928-0184 Johnson City 37601 TEXAS

Evans and McDowell Associates 13333 N. Central Expressway

Room 180 214/238-7157, TWX: 910-867-4763 Dellas 75222

VIRGINIA

Barnhill and Associates P.O. Box 1104 703/846-4624 Lynchburg 24505

WASHINGTON SD.R2 Products and Sales 14040 N.E. 8th Street 206/747-7424, TWX: 910-443-2305 Bellews 98007

EUROPEAN MARKETING OFFICES

FRANCE Bernard Giroud Bernara Groud Intel Office Cidex R-141 (1) 677-60-75, Telex: 27475 94-534 Rungis

INTERNATIONAL DISTRIBUTORS

GERMANY Alfred Neys Enatachnik GmbH Schillerstrasse 14 041 06/612-1, Telex: 02-13590 2085 Quickborn-Hamburg

ISRAEL

Telsys Ltd. 54, Jabetinsky Road 25 28 39, Telex: TSEE-IL 333192 Ramet - Gan 52 464

ITALY Eledra 3S

Via Ludevico da Viadana 9 (02) 86-03-07 20122 Milano

NETHERLANDS Inelco N.Y. Weerdestein 205 Postbus 7815 0204416 66, Telex: 12534 Amsterdam 1011

NORWAY Nardisk Elektronik (Narge) A/S Mustads Vei 1 602590, Telex: 16963 Oslo 2

SOUTH AFRICA Electronic Building Elements P.O. Box 4609 78-9221, Telex: 30181 SA Pretoria

SWEDEN

Nordisk Elektronik AB Fack 08-24-83-40, Telex: 10547 S-103 **Stockholm 7**

SWITZERLAND Industrade AG Gemenstrasse 2 Postcheck 80 - 21190 01-60-22-30, Telex: 56788 8021 Zurich

UNITED KINGDOM

Walmore Electronics Ltd. 11-15 Betterton Street Drury Lane 01-836-0201, Telex: 28752 London WC2H 9BS

ORIENT MARKETING OFFICES

ORIENT MARKETING HEADOUARTERS

JAPAN

Y. Magami Intel Japan Corp. Kashara Building 1-6-10 Uchikanda, Chiyoda-Ku 03-295 5441, Telex: 781-28426 Takyo 101

ORIENT DISTRIBUTORS

JAPAN

Pan Elektron Inc. No. 1 Higashikata-Machi 045-471-8321, Telex: 781-4773 Midori-Ku, Yokohama 226

DENMARK John Johansen Intel Office

Vester Farimagsgade 7 45-1-11 5644, Telex: 19567 DK 1606 Copenhagen V

DENMARK A.J. Ferguson (Adalaide) PTY, Ltd. 125 Wright Street 51-6895 Adelaide 5000

AUSTRIA

AUSTRALIA

Bacher Elektronische Gerate GmbH Meidlinger Haupstrasse 78 0222-9301 43, Telex: (01) 1532 A 1120 Vienna

RECOUNT

Inelco Belgium S.A. Avenue Val Duchesse, 3 (02) 60 00 12, Telex: 2544) B-1160 Bruxelles

Scandinavian Semicanductor Supply A/S 20, Nannasgade Telex: 19037 DK-2200 **Copenhagen N**

FINLAND Havulinna Oy P.O. Box 468 90-61451, Telex: 12426 SF 00100 **Heisinki** 10

FRANCE

Tekelec Airtronic Cite des Bruyeres Rue Carle Vernet 626-02-35, Telex: 25997 92 Seures

FNGLAND

Keith Chapple Keith Chappie Intel Office Broadfield House 4 Between Towns Road 77)431, Telex: 837203 Cowley, Onford

GERMANY Erling Holst Intel Office Wolfratshauserstrasse 169 798923, Telex: 5-212870 D8 Munchen 71

U.S. DISTRIBUTORS

WEST

ARIZONA

Hamilton/Avnet Electronics 2615 South 21st Street 602/275-7851 Phoenix 85034 Cramer/Arizona 2816 N. 16th Street 602/263-1112 Phoenix 85006

CALIFORNIA

Hamilton/Avnet Electronics 340 E. Middlefield Road 415/961-7000 Mountain View 94041 Cramer/San Francisco 720 Palomar Avenue 408/739-3011 Sunnyrale 94086 Hamilton Electro Sales 10912 W. Washington Blvd. 213/870-7171 Culver City 90230 Cramer/Los Angeles 17201 Daimler Street 714/979-3000 Irvine 92705 Hamilton/Avnet Electronics 8817 Complex Drive 714/279-2421 San Diego 92123 Cramer/San Diego 8975 Complex Drive 714/565-1881 San Diego 92123

COLORADO

Cramer/Denver 5465 E. Evans Place at Hudson 303/758-2100 Denver 80222 Hamilton/Avnet Electronics 5921 N. Broadway 303/534-1212 Denver 80216

NEW MEXICO

Cramer/New Mexico 137 Vermont, N.E. 505/265-5767 Albuquerque 87108 Hamilton/Aynet Electronics 2450 Baylor Drive S.E. 505/765-1500 Albuquerque 87117

OREGON

Almac/Stroum Electronics 8888 S.W. Canyon Road 503/292-3534 Portland 97225

UTAH

Cramer/Utah 391 W. 2500 South 801/487-3681 Salt Lake City 84115 Hamilton/Avnet Electronics 647 W. Billinis Road 801/262-8451 Salt Lake City 84115

WASHINGTON

Hamilton/Avnet Electronics 13407 Northrup Way 206/746-8750 Bellenue 98005 Almac/Stroum Electronics 5811 Sixth Avenue South 206/763-2300 Seattle 98108 Gramer/Seattle 5602 Sixth Avenue South 205/752-5755 Seattle 98108

MID-AMERICA

OHIO

Cramer/Chicago 1911 South Busse Road 312/593-8230 Mt. Prospect 60056 Hamilton/Avnet Electronics 3901 North 25th Avenue 312/678-6310 Schiller Park 60176

KANSAS

ILLINOIS

Hamilton/Avnet Electronics 37 Lenexa Industrial Center 913/888-8900 Lenexa 66215

MICHIGAN

Sheridan Sales Co. 33708 Grand River Avenue 313/477-3800 Farmington 48204 Cramer/Detroit 13193 Wayne Road 313/425-7000 Livonia 48150 Hamilton/Avnet Electronics 12870 Farmington Road 313/522-4700 Livonia 48150

MINNESOTA

Cramer/Bonn 7275 Bush Lake Road 612/941-4860 Edina 55435 Hamilton/Avnet Electronics 2850 Metro Drive 612/854-4800 Minneapolis 55420 Industrial Components, Inc. 5280 West 74th Street 612/831-2666 Minneapolis 55435 Edina 55435

MISSOURI

Sheridan Sales Co. 110 South Highway 140, Suite 10 314/837-5200 Florissant 53033 Hamilton/Avnet Electronics 392 Brookes Drive 314/731-1144 Hazelwood 63042

Cramer/Tri-States, Inc. 666 Redna Terrace 513/771-6441 Cincinnati 45215 Hamilton/Avnet Electronics 118 West Park Road 513/433-0610 Dayton 45459 Sheridan Sales Co. 10 Knolicrest Drive 513/761-5432 Cincinnati 45237 Cramer/Cleveland 5835 Harper Road 216/248-7740 Cleveland 44139 Sheridan Sales Co. 7800 Wall Street 216/524-8120 Cleveland 44125 Sheridan Sales Co. Shiloh Bidg., Suite 250 5045 North Main Street 513/277-8911 Dayton 45405 TEXAS

Cramer Electronics 2970 Blystone 214/350-1355 Dallas 75220 Hamilton/Avnet Electronics 4445 Sigma Road 214/661-8661 Dellas 75240 Hamilton/Avnet Electronics 1216 West Clay 713/526-4661 Houston 77019

WISCONSIN

Cramer/Wisconsin 430 West Rawson 414/764-1700 Oak Creek 53154

NORTHEAST

CONNECTICUT Hamilton/Avnet Electronics 643 Danbury Road 203/762-0361 Georgetown 06829 Cramer/Connecticut 36 Dodge Avenue 203/239-5641 North Haven 06473

MARYLAND

Cramer/EW Baltimore 922-24 Patapsco Avenue 301/354-0100 Baltimore 21230 Cramer/EW Washington 16021 Industrial Drive 301/948-0110 Gaithersburg 20760 Hamilton (Amat Electronic Hamilton/Avnet Electronics 7255 Stendard Drive 301/796-5000 Hanover 20176

MASSACHUSETTS Cramer Electronics, Inc. 85 Wells Avenue 617/969-7700 Newton 02159 Hamilton/Avnet Electronics 185 Cambridge Street 617/273-2120 Burlington 01803

NEW JERSEY

Hamilton Electro Sales 218 Little Falls Road 201/239-0800 Cedar Grove 07009 Cramer/New Jersey No. 1 Barrett Avenue 201/935-5600 Moonachie 07074 Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park 609/234-2133 Mt. Laurel 08057 Cramer/Pennsylvania, Inc. 7300 Route 130 North 609/662-5061 Pennsauken 08110

NEW YORK

Cramer/Binghamton 3220 Watson Boulevard 607/754-6661 Endwell 13760 Cramer/Rochester 3000 Winton Road South 716/275-0300 Rochester 14623 Cramer/Syracuse 6716 Joy Road 315/437-6671 East Syracuse 13057 Hamilton/Avnet Electronics 6400 Joy Ruad 315/437-2642 Syracuse 13057 Cramer/Long Island 29 Oser Avenue 516/231-5600 Hauppauge, L.I. 11787

Hamilton/Avnet Electronics 70 State Street 516/333-5800 Westbury, L.I. 11590

PENNSYLVANIA Sheridan Sales Co. 4268 North Pike North Pike Pavilion 412/373-1070 Monroeville 15146

SOUTHEAST

ALARAMA

Cramer/EW Huntsville, Inc. 2310 Bob Walface Avenue 205/539-5722 Huntsville 35805

FLORIDA

Cramer/EW Hollywood 4035 North 29th Avenue 305/923-8181 Hollywood 33020 Hamilton/Avnet Electronics 4020 North 29th Avenue 305/925-5401 Hollywood 33021 Cramer/EW Orlando 345 North Graham Avenue 305/894-1511 Orlando 32814

GEORGIA

Cramer/EW Atlanta 3923 Oakcliff Industrial Court 404/448-9050 Atlanta 30340 Hamilton/Avnet Electronics 6700 Interstate 85 Access Road 404/448-0800 Norcross 30071

NORTH CAROLINA

Cramer Electronics 938 Burke Street 919/725-8711 Winston-Salem 27102

CANADA

BRITISH COLUMBIA * L.A. VARAH Ltd. 2077 Alberta Street 604/873-3211 Vancouver 10

ONTARIO

Cramer/Canada 920 Alness Avenue, Unit No. 9 Downsview 416/661-9222 Toronto 392 Hamilton/Avnet Electronics 6291 Dormain Rd., No. 19 416/677-7432 Mississauga Hamilton/Avnet Electronics 880 Lady Ellen Place 613/725-3071 Ottawa

QUEBEC

Hamilton/Avnet Electronics 935 Monte De Liesse 514/735-6393 St. Laurent, Montreal 377

Ordering Information

- The 8008 (CPU) is available in ceramic only and should be ordered as C8008 or C8008-1.
- 2, SIM8-01 Prototyping System

This MCS-8 system for program development provides complete interface between the CPU and ROMs and RAMs, 1702A electrically programmable and erasable ROMs may be used for the program development. Each board contains one 8008 CPU, 1k x 8 RAM, and sockets for up to eight 1702As (2k x 8 PROM). This system should be ordered as SIM8-01 (the number of PROMs should also be specified).

3, Memory Expansion

Additional memory for the 8008 may be developed from individual memory components. Specify RAM 1101, 1103, 2102; ROM 1702, 1302.

4. MP7-03 ROM Programmer

This is the programmer board for the 1702A. The 1702A control ROMs used with the SIM8-01 for an automatic programming system are specified by pattern numbers A0860, A0861, A0863.

5. MCB8-10 System Interface and Control Module

The MCB8-10 is a complete chassis which provides the interconnection between the SIM8-01 and MP7-03. In addition, the MCB8-10 provides the 50 Vrms power supply for PROM programming, complete output display, and single step control capability for program development,

6. Bootstrap Loader

The same control ROM set used with the PROM programming system is used for the bootstrap loading of programs into RAM and execution of programs from RAM. Specify 1702A PROMs programmed to tapes A0860, A0861, and A0863.

7. SIM8 Hardware Assembler

Eight PROMs containing the assembly program plug into the SIM8-01 prototyping board permitting assembly of all MCS-8 software. To order, specify C1702A/840 set.

8. PL/M Compiler Software Package

Programs for the MCS-8 may now be developed in a high level language and compiled to 8008 machine code. This program is written in FORTRAN IV and is available via time sharing service or directly from Intel.

9. MCS-8 Cross Assembler and Simulator Software Package


This software program converts a list of instruction mnemonics into machine instructions and simulates the execution of instructions by the 8008. This program is written in FORTRAN IV and is available via time sharing service or directly from Intel.

10. Intellec 8

The Intellec 8, Bare Bones 8, and microcomputer modules must be specified individually by product code.

- imm8-80A (Intellec 8 (complete table top system)
- imm8-81 Bare Bones 8 (complete rack mountable system)
- imm8-82 Central Processor includes 8008-1 CPU crystal clock and interface logic
- imm6-26 PROM Memory includes sockets for sixteen 1702A PROMs
- imm6-28 RAM Memory 4k x 8 static memory
- imm8-60 Input/Output 4 input and 4 output ports
- imm6-76 1702A PROM programmer and control software
- imm6-70 Universal prototype module
- imm6-72 Module extender

Packaging Information



MCS-8[™] Instruction Set

INDEX REGISTER INSTRUCTIONS

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flip-flops except the corry.

	MININUM		INS	STA	UC	TIO	N CO	DE	_	
MNEMONIC	STATES RECUJIRED	ካ	D6	05	D,	⁰ 3	D ₂	2 D	, o _o	DESCRIPTION OF OPERATION
(1)1/2	(5)	1 1	1	D	D	D	s	5	8	Load index register ra with the content of index register rg.
12ILrM	(8)	11	1	Ð	D	D	1	1	1	Load index register r with the content of memory register M
LMr	[7]	1 1	1)	1	1	s	s	s	Load memory register M with the content of index register r,
(3)1.1	(8)	0 0	0	Ð	D	D	1	1	۵	Load index register r with date B B.
	i	8.6	3	в	8	B	в	8	в	
ĻMI	(9)	0 0	5	1	1	1	1	1	Q	Load memory register M with data B B,
		8 8	8	B	в	в	₿	В	8	
INc	(5)	0 0	2	Ð	Ď	D	0	٥	Q	Increment the content of index register r ir # A).
DCr	(5)	0 0)	D	D	0	0	۵	1	Decrement the content of index register (ir # A),

ACCUMULATOR GROUP INSTRUCTIONS

The result of the ALU instructions affect all of the flag flip flops. The rotate instructions affect only the carry flip-flop.

ADr	(5)	1 1 0	0	0	Û	s	5	s	Add the content of index register r, memory register M, or data
ADM	(8)	1 0	0	0	0	1	1	1	8 B to the accumulator. An overflow [carry] sets the carry
ADI	(8)	0 0	C	3	٥	1	۵	D	flip-flop
		B B	E	8	В	6	8	Β_	
ACr	(5)	1 0	0	0	1	S	S	5_	Add the content of index register r, memory register M, or data
ACM	(8)	1 0	0	0	1	1	١	1	6B to the accumulator with carry. As overflow (carry)
ACI	(8)	0 0	ō	0	1	1	0	° O	sets the carry flip-flop
		ВВ	E	В	6	В	В	B	
SUr	15]	1 0	0	1	0	5	5	5	Subtract the content of index register r, memory register M, or
SUM	(8)	1 0	Ó	1	0	- 1	1	Τ.	data B B from the accumulator. An underflow (borrow)
\$UI	(8)	0.0	0	1	σ	1	0	0	sets the carry flip flop,
	<u> </u>	88	E	в	B	В	8	в_	· · · · · · · · · · · · · · · · · · ·
SBr	(5)	1 0	9	E İ	1	\$	S	\$	
	1 .								: Subtract the content of index register r, memory register M, or date
SBM	(8)	0 1		1			_	<u>.</u>	data 8 B from the accumulator with borrow. An underflow
SEL	(81	0 0			1			0	
	-	<u> </u>		. <u>.</u> B	· · · · · ·		-	8	[borrow] sets the carry Ilip-flop.
NDr	(5)	10		0				<u>s</u> _	Compute the logical AND of the content of index register r,
NDM	(8)	1 0		0		. <u> </u>		1	memory register M, or data B , , , B with the accumulator,
NÐI	{ <u>8</u>]	00		٥				0	
	·	BB		B			_	B	· · · · · · · · · · · · · · · · · · ·
XBr	(5)	10		0			_	<u>s</u> _	Compute the EXCLUSIVE OR of the content of index register
XRM	48)	10		0				1	r, memory register M, or data B B with the accumulator,
XRI	(8)	00		0			-	0	
		BB		Ð			_	В_	· · · · · · · · · · · · · · · · · · ·
ORr	(5)	10		1		_	-	<u> </u>	Compute the INCLUSIVE OR of the content of index register
ORM	(8)	1 0		1	_	_		1_	r, memory register m, or data β B with the accumulator ,
ORI	(8)	0 0		1				0	
	1	8.6		: 8		B	_	B	
CPr	(5)	10		. 1			_	S	Compare the content of index register r, memory register M,
CPM	18)	10		1				1	or data B , , , 8 with the accumulator. The content of the
CPI	(8)	0 0		1		1	-	Q	accumulator is unchanged.
	<u> </u>	BB		3 8				B	
RLC	[5]	00		0			-	0	Rotate the content of the accumulator left.
RRC	(5)	0 0		0		··			Rotate the content of the accumulator right,
RAL	(5)	0.0		1	-			0	Botate the content of the accumulator left through the carry,
FAR	(6)	0 0		1	1	0	_1	0_	Botate the content of the accumulator right through the carry,

PROGRAM COUNTER AND STACK CONTROL INSTRUCTIONS

(4) JMP	(11)	01 B262 XX	х х х ^В 2 В2 ^В 2 В3 В3В3	100 B2B2B2 B3B3B3	Unconditionally jump to memory address $\theta_3\ldots \theta_3 \theta_2\ldots \theta_2$
(5) JFc	(9 or 11)	0 1 B2 B2 X X	0 C4 C3 82 82 82 83 83 83	0 0 0 B ₂ B ₂ B ₂ B ₃ B ₃ B ₃	Jump to memory address $B_3\ldots B_3 B_2\ldots B_2$ if the condition this-flop c is false. Otherwise, execute the next instruction in sequence,
JT:	[9 or 11]	0 1 18-2 18-2 x X	1 C4C3 B2 B2 B2 B3 B3 B 3	0 0 0 B2 B2 B2 B3 B3 B3	Jump to memory address $B_3 \dots B_3 B_2 \dots B_2$ if the condition flip-lop c is true. Otherwise, execute the next instruction in sequence.
CAL	(11)	0 1 B2 B2 X X	XXX B 2 B 2 B 2 B 3 B 3 B 3	1 1 0 8-2 6-2 6-2 8-3 8-3 8-3	Unconditionally call the subroutine at memory address $B_3 \dots B_3 B_2 \dots B_2$. Save the current address (up one level in the stack).
CFc	(9 or 11)	0 1 B2 B2 X X	0 C4 C3 B2 B2 B2 B3 B3 B3	0 1 0 82 82 82 83 83 83	Call the subroutine at memory address $B_3\ldots,B_3B_2\ldots,B_3B_2\ldots,B_2$ if the condition flip-flop c is false, and save the current address (up one level in the stack.) Otherwise, execute the next instruction in sequence,
CTc	{9 or 11}	0 1 162 162 X X	1 C4 C3 B2 B2 B2 B3 B3 B3	0 1 0 82 82 82 83 83 83	Call the subroutine at memory address $B_3\ldots,B_3B_2\ldots,B_2$ if the condition Rip-flop c is true, and save the current address (up one level in the stack). Otherwise, execute the next instruction in sequence,
RET	{51	0 0	xxx	1 1 1	Unconditionally return (down one level in the stack).
AF¢.	(3 or 5)	0 0	0 C4C3	011	Return (down one level in the stack) if the condition flip-flop c is false, Otherwise, execute the next instruction in sequence.
Atc.	(3 or 5)	00	1 C4C3	011	Return (down one level in the stack) if the condition $\Re[p]$ lop c is true. Otherwise, execute the next instruction in sequence
RST	(5)	0 0	AAA	101	Call the subroutine at memory address AAA000 (up one level in the stack

INPUT/OUTPUT INSTRUCTIONS

INP	(8)	01	0 0 M	M M 1 Read the content of the selected input port (MMM) accumulator.	into the
OUT	161	01	RRM	M M 1 Write the content of the accumulator into the selected port (RRMMM, RR # 00).	ti output

MACHINE INSTRUCTION

HLT	{4]	0 0	0 0 0	0 0 X	Enter the STOPPED state and remain there until interrupted,
HLT	(4)	11	1 1 1	1 1 1	Enter the STOPPED state and remain there until interrupted.

inte

,

 NOTES:
 Image:

(2) (3) (4) (5) Flag flip-flops are defined by CgCg: carry (00-overflow or underflow), zero (01-result is zero), sign [10-NS8 of result is "1"), parity (11-parity is even)

intel[®] Microcomputers. First from the beginning.

INTEL CORPORATION • 3065 Bowers Avenue, Santa Clara, California 95051 • (408) 246-7501

@1974/Printed in U.S.A./MCS-056-0574/25K

÷.,