# **4200 Static 4300 RAMs**

# 4096 x 1 N-MOS TTL In/Out

#### **Features**


- Fully static Random Access Memory
- Access times as low as 120 nS maximum
- Cycle times as low as 250 nS maximum
- Typical operating power less than 450 mW
- Typical stand-by power less than 30 mW
- Data retention with low V<sub>DD</sub>
- Pin and voltage compatible with standard 22-pin 4K Dynamic RAMs
- TTL compatible Three-State outputs
- Fully decoded

#### **General Description**

The GTE Microcircuits 4200/4300 Static RAMs are N-Channel Random Access Memories, organized as 4096 words by one bit configurations. They use a fully static memory cell which eliminates the need for refresh circuitry. All inputs are TTL compatible, and the three-state data outputs can each drive one TTL load of any type.

The Chip Select input provides for simple memory expansion and low system power, by putting unselected devices into a high output impedance and low power state. For additional power savings, VDD can be reduced significantly, thus allowing data to be retained economically under battery power conditions.

#### **Block Diagram**



## Pin Configuration

AN	Address Inputs	TOP V	/IEW
DΪ	Data Input	V <sub>BB</sub> □ 1◀	22 🗖 VSS
DO CS	Data Output	A <sub>9</sub> <b>=</b> 2	21 A A A A A A A A
ĊS	Chip Select Input	A <sub>11</sub> 🗖 4	19 <b>5</b> A6
R/W	Read/Write Input	N/C <b>5</b>	18 <b>2</b> VDD
N/C	No Internal Connection		17 CS 16 N/C
Vss	Ground	A <sub>0</sub> 🗖 8	15 <b>A</b> 5
VBB	Supply Voltage (-5V)	A <sub>1</sub> = 9 A <sub>2</sub> = 10	14 A <sub>4</sub> 13 A <sub>3</sub>
	Supply Voltage (+5V)	V <sub>CC</sub> = 11	12 <b>5</b> R/W
$V_{DD}$	Supply Voltage (+12V)		

## **Specifications**

	MAX. ACCESS TIME (nSec)	MIN. CYCLE TIME (nSec)	MAX. V <sub>DD</sub> SELECTED CURRENT (mA)	MAX. V <sub>DD</sub> UNSELECTED CURRENT (mA)	MAX. V <sub>DD</sub> STANDBY CURRENT (mA)
4200A	200	350	50	15	6
4200B	150	300	55	15	6
4300A	120	250	45	8	6

**Microcircuits** 

39

004561

4761

ORIG GTE



Recommended Operating Conditions ( T<sub>AMB</sub> = 0° C to 70° C)

PARAMETER	SYMBOL	MIN	NOM	MAX	UNIT
Supply Voltage	V <sub>DD</sub>	11.4	12.0	12.6	Vdc
Output Reference Voltage	Vcc	4.75	5.0	5.25	Vdc
Substrate Voltage	V <sub>BB</sub>	-4.5	-5	-5.5	Vdc
Input High Level	VIH	2.4	_	5.25	Vdc
Input Low Level (4200)	VIL	-0.1		0.7	Vdc
Input Low Level (4300)	VIL	-0.1	-	0.8	Vdc
Chip Select High Level	VcH	8	12	15	Vdc
Chip Select Low Level	VCL	-1		0.5	Vdc

DC Electrical Characteristics (Full Operating Voltage and Temperature Range Unless Otherwise Noted)

		420	A00	420	00B	43	00A		
CHARACTERISTICS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Input Current	IIN	-20	+20	-20	+20	-20	+20	μΑ	$V_{IN} = 0.7V \text{ or } 5V$
Chip Select Input Current	<sup>I</sup> CS	-20	+20	-20	+20	-20	+20	μΑ	V <sub>CS</sub> = 0.5V or 12V
Output "Low" Voltage	VOL	_	0.5	_	0.5	_	0.5	Vdc	10L = 2.0mA Fig. 4
Output "High" Voltage	Voн	2.7	Vcc	2.7	Vcc	2.7	Vcc	Vdc	IOH = -500μA Fig. 4
Output Current (Unselected)	OQI	-20	+20	-20	+20	-20	+20	μΑ	V <sub>OUT</sub> = 2.7V, V <sub>CS</sub> = 12V
Supply Current (Selected and Averaged Over One Cycle)  4300A 4200A 4200B  TCSW 120 200 150  TC 210 350 300  For Other Conditions See Figure 3A and 3B	IDD		50		55		45	mA	TAMB = 25°C VDD = 12V VCC = 5V VBB = -5V VCS = 0.5V
Supply Current TAMB = 25°C	lDD	_	5	-	5		4	mA	V <sub>DD</sub> = 12V
(Unselected) $T_{AMB} = 70^{\circ}C$	IDD		15	_	15	_	8	mΑ	V <sub>CC</sub> = 5V
Substrate Current	IBB		-3	_	-3		-2	mA	V <sub>BB</sub> = −5V
Reference Supply Current	Icc	=	100	-	100	_	100	μA	V <sub>CS</sub> = 12V
Standby T <sub>AMB</sub> = 25°C	IDDS		2	-	2	_	2	mA	V <sub>CS</sub> = 4V to 15V
Current at TAMB = 70°C	IDDS	-	6	-	6	_	6	mA	V <sub>DD</sub> = 4V
Reduced									V <sub>BB</sub> = -4V
Voltages									VCC = 0V

Read Cycle—AC Characteristics

		42	00A	42	00B	43	00A		
CHARACTERISTICS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Chip Select Read Pulse Width	TCSR	200	_	150	_	120	∞	nS	
Chip Select Rise and Fall Time *	TCR, TCF	_	100		100		100	nS	Full Operating
Set Up Time	Tp	0	_	0	-	0		n <b>S</b>	Voltage and
Access Time	TA	_	200		150	_	120	nS	Temperature
Cycle Time, TCR = TCF = 10ns	TC	350		300	-	250		nS	Range
Data Hold Time	TH	100	T -	100		75	_	nS	
Output Recovery Time	TDR	10	-	10		10	_	n <b>S</b>	
Read Recovery Time	TCRR	125	_	125	_	90	_	nS	

Write Cycle—AC Characteristics

		42	00A	42	00B	43	00A		
CHARACTERISTICS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Chip Select Write Pulse Width	TCSW	200	_	150	_	140	∞	nS	
Chip Select Rise and Fall Time *	TCR, TCF		100	_	100	-	100	nS	Full Operating
Set Up Time	Тр	0	_	0	_	0		nS	Voltage and
Cycle Time, TCR = TCF = 10ns	TC	350	_	300	_	250	_	nS	Temperature
Data Hold Time	TH	100	_	100	_	75	_	nS	Range
Write Recovery Time	TCWR	125	_	125	-	90		nS	

<sup>\*</sup>Typical Chip Select Rise and Fall Time (TCR and TCF) is 10ns For Read and Write Cycle

Capacitance (Over Full Temperature Range and Worst Case Voltage Conditions)

Capacitance (Over 1 an 1 emperature mange and violet case 1 emage 2								
CHARACTERISTICS	SYMBOL	MIN	TYP	MAX	UNIT _	CONDITIONS		
Input Capacitance (Except Chip Select)	CIN		4	6	pF	V <sub>IN</sub> = 2.4V, V <sub>CS</sub> = 12V		
Input Capacitance Chip Select	CCS	_	6	10	pF	V <sub>CS</sub> = 12V or 0V		
Output Capacitance	CO	_	6	8	pF	V <sub>O</sub> = 2.7V		
	J	1			i	V <sub>CS</sub> = 12V		

# Absolute Maximum Ratings (See Note 1) (Referenced to GND)


RATING	SYMBOL	VALUE	UNIT
	V <sub>DD</sub>	5 to +18	Vdc
Supply Voltages	vcc	5 to +7	Vdc
	v <sub>BB</sub>	+.5 to -18	Vdc
Input & Output Voltages (Except Chip Select)	v <sub>I</sub> , v <sub>O</sub>	V <sub>BB</sub> to +15	Vdc
Chip Select Input Voltage	v <sub>cs</sub>	V <sub>BB</sub> to +15	Vdc
Power Dissipation	PD	1.6 (Note 2)	W
Operating Ambient Temperature Range	T <sub>AMB</sub>	0 to +70	°c
Storage Temperature Range		-65 to +150	°С


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended or maximum voltages for extended periods of time could affect device reliability.

NOTE 2: At 25°C ambient. Derate 13.5mW/°C.

Figure 1 — Read Cycle





### **Functional Description**

The GTE Microcircuits 4200/4300 are 4096 bit static RAMs with memory cells organized in an array of 64 rows by 64 columns (4096 words x 1 bit). Each memory cell is addressed by simultaneously decoding the X addresses (A0 through A5) for the rows and the Y addresses (A6 through A11) for the columns. Data is written or read on separate input (D1) and output ( $\overline{D0}$ ) pins. Logic level 1 is represented by a high state on pin D1 but is represented on  $\overline{D0}$  by a low state. The operation on the memory is controlled by Chip Select ( $\overline{CS}$ ) and Read/Write ( $\overline{R}$ /W). When  $\overline{CS}$  is high, all pins are in an inoperative high impedance state, and power is supplied only to the memory elements. When  $\overline{CS}$  is low, the memory is enabled for reading and writing.

The negative going edge of  $\overline{CS}$  begins timing for a read cycle. Data on  $\overline{R}/W$  and address pins (AN)

must be stable for time  $T_H$ .  $\overline{R}/W$  and  $A_N$  will then have been latched into D type flip flops and no longer need to be held stable. Output data will be presented on  $\overline{DO}$  within time  $T_A$  and will remain until time  $T_DR$  after  $\overline{CS}$  goes high. Data will then be invalid. After time  $T_C$  another read or write cycle can be initiated.

The negative going edge of  $\overline{CS}$  also begins timing for a write cycle.  $\overline{R}/W$ ,  $A_N$  and DI must be held stable for time T<sub>H</sub>. These inputs will then have been latched and DI will be entered within time T<sub>CSW</sub>. Another read or write cycle can be initiated after time T<sub>C</sub>.

The memory cells (because they are cross coupled high impedance static cells) will retain data down to VDD = 4V, VBB = -4V.

Figure 3A — 4200 Operating I<sub>DD</sub> as a Function of Cycle Time






Figure 3B — 4300 Operating I<sub>DD</sub> as a Function of Cycle Time




# GTE 4200/4300 Static RAMs 4096 x 1 N-MOS TTL In/Out

#### Figure 4 — Output Test Load



\*Capacitance loading to simulate effect of seven additional outputs plus one TTL input.

#### **Packaging Dimensions**



## **Ordering Information**

Device	Access	Cycle	Package	Temp. Range
4200ACD	200	350	Cerdip	0°C to + 70°C
4200ACP	200	350	Plastic	0°C to + 70°C
4200BCD	150	300	Cerdip	0°C to + 70°C
4200BCP	150	300	Plastic	0°C to + 70°C
4300ACD	120	250	Cerdip	0°C to + 70°C
4300ACP	120	250	Plastic	0°C to + 70°C

# **WARNING:**

MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE

Internal static discharge circuits are provided to minimize part damage due to environmental static electrical charge build-ups. Industry established recommendations for handling MOS circuits include:

- Ship and store product in conductive shipping tubes or in conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam material.
- 2. Handle MOS parts only at conductive work stations
- 3. Ground all assembly and repair tools.

Represented in your area by:

GTE Microcircuits products are stocked at more than 70 distributor locations throughout the U.S. For the name of your nearest distributor, call Toll Free 800-526-6050, Ext. 1344

"The information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information, but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any GTE Microcircuits product is subject to all GTE Microcircuits Terms and Conditions of Sale and Sales Policies, copies of which are available upon request."

GTE Microcircuits/2000 West 14th Street/Tempe, Arizona 85281/(602)968-4431/TWX 910-951-1383

Original

Published in U.S.A. March 1980