


**FEATURES**

- 4096 words X 1 bit RAM
- High speed 450 ns ACCESS and CYCLE time
- Fully STATIC memory—no clock or refresh required
- Single +5V power supply
- 18-pin ceramic or plastic package
- Low power dissipation—275 mw max @ 70° C
- Three-State, high impedance output
- TTL compatible interface
- Replaces 4 ea 1024 x 1 static RAMs

**BLOCK DIAGRAM**




**GENERAL DESCRIPTION**

SEMI's 4044 RAMs are fully STATIC 4096 word X 1 bit N-MOS Random Access Memories—requiring no external clocks, strobes or refresh circuitry. The high impedance THREE-STATE output reflects virtually no load, and is ideally suited for multiple-RAM, common bus applications. For simplicity, a single +5V input is the only power supply required. The 4044 is available in a choice of power dissipation (275 or 495 mw max) and plastic or ceramic packaging to meet your particular requirement. SEMI's 4044 is the first choice of designers everywhere—offering high performance, large (expandable) capacity and simplicity of interfacing.

**TRUTH TABLE**

$\bar{S}$	$\bar{W}$	D	Q	STATUS	MODE
H	Don't Care	Don't Care	High Z	Deselect	Standby
L	H	Don't Care	Data	Selected	READ
L	L	L	High Z	Selected	Write 0
L	L	H	High Z	Selected	Write 1

**PIN CONFIGURATION**



A Subsidiary of Electronic Memories & Magnetics Corporation • 3883 North 28 Avenue, Phoenix, Arizona 85017 • (602) 263-0202

**EMM SEMI 4044 450 NSEC, STATIC, 4096 X 1 N-MOS RAM**

**RECOMMENDED OPERATING CONDITIONS (T<sub>AMB</sub> = 0° C to 70° C)**

PARAMETER	SYMBOL	MIN	NOM	MAX	UNIT
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	Vdc
Input High Level	V <sub>IH</sub>	2.0		5.5	Vdc
Input Low Level	V <sub>IL</sub>	-0.5		0.8	Vdc

**DC ELECTRICAL CHARACTERISTICS (Full Operating Voltage and Temperature Range)**

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Leakage Current	I <sub>LI</sub>	-10		+10	μA	V <sub>IN</sub> = -0.5 to +5.5V
Output Leakage Current	I <sub>LO</sub>	-10		+10	μA	V <sub>OUT</sub> = 0.0 to 5.5V
Output Voltage High	V <sub>OH</sub>	2.4			Vdc	I <sub>OH</sub> = -1.0 ma, V <sub>CC</sub> = 4.5V
Output Voltage Low	V <sub>OL</sub>			0.4	Vdc	I <sub>OL</sub> = 3.2 ma
Power Supply Current						
4044	I <sub>CC</sub>		50	70	ma	T <sub>AMB</sub> = 25° C
	I <sub>CC</sub>			90	ma	T <sub>AMB</sub> = 70° C
L4044	I <sub>CC</sub>		35	40	ma	T <sub>AMB</sub> = 25° C
	I <sub>CC</sub>			50	ma	T <sub>AMB</sub> = 70° C

**READ CYCLE—AC CHARACTERISTICS**

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Read Cycle Time	T <sub>RC</sub>	450			ns	Full Operating Voltage and Temperature Range
Access Time	T <sub>A</sub>			450	ns	
Chip Enable to Output Enable	T <sub>CO</sub>			100	ns	
Data Valid After Address	T <sub>OHA</sub>	10			ns	
Output Disable From Deselection	T <sub>OTD</sub>			100	ns	

**WRITE CYCLE — AC CHARACTERISTICS**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Write Cycle Time	T <sub>WC</sub>	450			ns	Full Operating Voltage and Temperature Range
Address To Write Time	T <sub>AW</sub>	0			ns	
Write Pulse Width	T <sub>W</sub>	200			ns	
Write Recovery Time	T <sub>WR</sub>	0			ns	
Data Set Up Time	T <sub>DW</sub>	200			ns	
Data Hold Time	T <sub>DH</sub>	0			ns	
Output Disable From Write or Chip Enable	T <sub>OTW</sub>			100	ns	
Output Enabled After Write Disabled	T <sub>OE</sub>			100	ns	
Chip Select To Output Active	T <sub>CX</sub>	20			ns	
Read, Modify-Write Cycle	T <sub>RWC</sub>	650			ns	

**CAPACITANCE**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	C <sub>IN</sub>		4	5	pF	V <sub>OUT</sub> = 0.0 to 5.5 V
Output Capacitance	C <sub>OUT</sub>		4	5	pF	



A Subsidiary of Electronic Memories & Magnetics Corporation • 3883 North 28 Avenue, Phoenix, Arizona 85017 • (602) 263-0202

## EMM SEMI 4044 450 NSEC, STATIC, 4096 X 1 N-MOS RAM

### ABSOLUTE MAXIMUM RATINGS (See NOTE 1) (Referenced to GND)


RATING	VALUE	UNIT
Voltage to Any Pin With Respect to GND	-0.5 to +7.0	Vdc
Power Dissipation	1.6 (NOTE 2)	W
Current Into/From Output	50	ma
Operating Ambient Temperature Range (T <sub>AMB</sub> )	0 to 70	°C
Storage Temperature (T <sub>STOR</sub> )	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.


NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended or maximum voltages for extended periods of time could affect device reliability.

NOTE 2: At 25°C Ambient. Derate 13.5 mw/°C.


### READ CYCLE TIMING



### WRITE CYCLE TIMING



### READ/MODIFY-WRITE CYCLE TIMING



**NOTES:**

1.  $\bar{W}$  is high for a Read Cycle.
2.  $T_w$  is measured from the latter of  $\bar{S}$  or  $\bar{W}$  going low to the earlier of  $\bar{S}$  or  $\bar{W}$  going high.
3.  $\bar{W}$  or  $\bar{S}$  must be high prior to a write cycle to prevent an erroneous write during the address transitions.

### FUNCTIONAL DESCRIPTION

EMM SEMI's 4044 is a 4096 bit static RAM, organized in a 4096 word X 1 bit configuration. Each word is selectively accessed by address lines A<sub>0</sub> through A<sub>11</sub>, with data being read or written on separate data input/output lines (D and Q), as controlled by the Write Enable ( $\bar{W}$ ) or Chip Select ( $\bar{S}$ ) functions.

Since no address setup time is required, data access is quite simple. The 4044 is in a read mode whenever  $\bar{W}$  is high. With  $\bar{W}$  high and  $\bar{S}$  low, the array may be read by simply toggling the input address. Valid output data becomes available after time  $T_A$ , following each address change. However, should  $\bar{S}$  be used to control the read mode, valid data access time must be equal to or greater than  $T_A$ , but can not occur earlier than  $T_{co}$  from  $\bar{S}$  going low.

The write mode occurs whenever  $\bar{S}$  and  $\bar{W}$  are both low. Stored data is therefore preserved as long as either  $\bar{S}$  or  $\bar{W}$  is high.

Possible write modes are as follows:

1.  $\bar{S}$  is held low.  $T_{AW}$  and  $T_w$  are then defined by  $\bar{W}$  going from a high state to a low state and  $T_{WR}$  is defined by  $\bar{W}$  going from a low state to a high state.
2.  $\bar{W}$  is held low.  $\bar{S}$  going low is then used to define  $T_{AW}$  and  $T_w$ .  $\bar{S}$  going high is used to define  $T_{WR}$ .
3.  $\bar{S}$  and  $\bar{W}$  are both used. Timing at the beginning of the cycle is then defined by the latter of  $\bar{S}$  or  $\bar{W}$  going low and timing at the end of the cycle is determined by the earlier of  $\bar{S}$  or  $\bar{W}$  going high.

The address must remain stable for the full write cycle. However, data inputs are not required to remain stable for the full cycle. The correct logic level will be entered as long as input data is stable for the time period  $T_{ow}$  during the write cycle.

**EMM SEMI, INC.**

A Subsidiary of Electronic Memories & Magnetics Corporation • 3883 North 28 Avenue, Phoenix, Arizona 85017 • (602) 263-0202

**EMM SEMI 4044 450 NSEC, STATIC, 4096 X 1 N-MOS RAM**

**NOTES:**

1.  $T_{AW}$  is measured from the latter of  $\bar{S}$  or  $\bar{W}$  going low.
2.  $T_w$  is measured from the latter of  $\bar{S}$  or  $\bar{W}$  going low to the earlier of  $\bar{S}$  or  $\bar{W}$  going high.
3.  $T_{WR}$  is measured from the earlier of  $\bar{S}$  or  $\bar{W}$  going high.
4.  $T_{DH}$  and  $T_{DW}$  are measured from the earlier of  $\bar{S}$  or  $\bar{W}$  going high.
5.  $T_{OTW}$  is measured from  $\bar{W}$  going low or  $\bar{S}$  going high, whichever occurs first.
6. Timing diagrams are based on loading to simulate the capacitive effect of ten additional outputs plus the current loading effect of one TTL input.
7. Input pulse levels are 0.8 volts for logic low, to 2.0 volts for logic high.
8. Input rise and fall times are of equal value (10 ns).
9. Timing is measured from the 1.5 volt level whether the level is going high or low.
10. The output line (Q) is a high impedance during the write mode, or when  $\bar{S}$  is high. The input (D) always represents a high impedance.

**ORDERING INFORMATION**

DEVICE	ACCESS TIME	MAXIMUM POWER DISSIPATION	PACKAGE	TEMP. RANGE
4044-UCA	450 ns	495 mw	18-Pin Ceramic	0°C to 70°C
L4044-UCA	450 ns	275 mw	18-Pin Ceramic	0°C to 70°C
4044-UCB	450 ns	495 mw	18-Pin Plastic	0°C to 70°C
L4044-UCB	450 ns	275 mw	18-Pin Plastic	0°C to 70°C

EMM/SEMI reserves the right to make changes at any time in order to improve design and to supply the best product possible.

**WARNING: MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE**

Internal static discharge circuits are provided to minimize part damage due to environmental static electrical charge build-ups. Industry established recommendations for handling MOS circuits include:

1. Ship and store product in conductive shipping tubes or in conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam material.
2. Handle MOS parts only at conductive work stations.
3. Ground all assembly and repair tools.

Represented in Your Area By:



A Subsidiary of Electronic Memories & Magnetics Corporation  
 3883 North 28th Avenue, Phoenix, Arizona 85017  
 Telephone (602) 263-0202 • TWX 910-951-1383

PUBLISHED IN U.S.A. DECEMBER 1977

MAY 0 4 1993

020305 ✓ R

4