

# Am1702A

256 x 8-Bit Programmable ROM

## DISTINCTIVE CHARACTERISTICS

- Access times down to 550 nanoseconds
- 100% tested for programmability
- Inputs and outputs TTL compatible
- Three-state output — wired-OR capability
- Typical programming time of less than 2 minutes/device
- Clocked VGG mode for lower power dissipation

## GENERAL DESCRIPTION


The Am1702A is a 2048-bit electrically programmable ultraviolet light erasable Read Only Memory. It is organized as 256 by 8 bits. It is packaged in a 24 pin dual in-line hermetic cerdip package with a foggy lid.

The transparent lid allows the user to erase any previously stored bit pattern by exposing the die to an ultraviolet (UV)

light source. Initially, and after each erasure, all 2048 bits are in the zero state (output low). The data is selectively written into specified address locations by writing in ones.

A low power version, the Am1702AL, is available which permits the VGG input to be clocked for lower average power dissipation.

## BLOCK DIAGRAM




BD000180

## PRODUCT SELECTOR GUIDE

|              | Access Time (ns) |               |               | Clocked VGG |
|--------------|------------------|---------------|---------------|-------------|
|              | 1000             | 650           | 550           |             |
| Am1702A      |                  | Am1702A-2     | Am1702A-1     | No          |
| Am1702AL     |                  | Am1702AL-2    | Am1702AL-1    | Yes         |
| Am9702AHDL   |                  | Am9702A-2HDL  | Am9702A-1HDL  | No          |
| Am90702ALHDL |                  | Am9702AL-2HDL | Am9702AL-1HDL | Yes         |


04989A

**CONNECTION DIAGRAM  
Top View**



Note: Pin 1 is marked for orientation

**ORDERING INFORMATION**



| Valid Combinations                             |                  |             |
|--|------------------|-------------|
|  |                  | Clocked VGG |
| Am1702A<br>Am1702A-2<br>Am1702A-1              | DC,<br>DC,<br>DC | NO          |
| Am1702AL<br>Am1702AL-2<br>Am1702AL-1           | DL,<br>DL,<br>DL | YES         |
| Am9702AHDL<br>Am9702A-2HDL<br>Am9702AL-1HDL    | DL,<br>DL,<br>DL | NO          |
| Am9702AL-HDL<br>Am9702AL-2HDL<br>Am9702AL-1HDL | DL               | YES         |

## PROGRAMMING THE Am1702A

Each storage node in the Am1702A consists of an MOS transistor whose gate is not connected to any circuit element. The transistors are all normally off, making all outputs LOW in an unprogrammed device. A bit is programmed to a HIGH by applying a large negative voltage to the MOS transistor; electrons tunnel through the gate insulation onto the gate itself. When the programming voltage is removed, a charge is left on the gate which holds the transistor on. Since the gate is completely isolated, there is no path by which the charge can escape, except for random high energy electrons which might retunnel through the gate insulation. Under ordinary conditions retunneling is not significant. The application of high energy to the chip through X-rays or UV light (via the quartz window) raises energy levels so that the charge can escape from the gate region, erasing the program and restoring the device to all LOW.

In order to program a specified byte, all 8 address lines must be in the binary complement of the address desired when pulsed VDD and VGG move to their negative level. The complemented address must be stable for at least tACW before VDD and VGG make their negative transitions. The voltage swing of the address lines during programming is between  $-47V \pm 1V$  and 0V. The addresses must then make a transition to the true state at least tATW before the program pulse is applied. For good data retention, the addresses should be programmed in sequence from 0 to 255, a minimum of 32 times. DO1 through DO8 are used as the data inputs to program the desired pattern. A low level at the data input

( $-47V \pm 1V$ ) will program the selected bit to 1 and a high level (0V) will program it to a 0. All 8 bits addressed are programmed simultaneously.

Programming Boards are available for the Data I/O automatic programmer (part number 1010/1011), for the Spectrum Dynamics programmer (part number 434-549), and for the Pro-Log programmer (part number PM9001).

## ERASING THE Am1702A

The Am1702A may be erased (restored to all LOW's) by exposing the die to ultraviolet light from a high intensity source. The recommended dosage is 6 W-sec/cm<sup>2</sup> at a wavelength of 2537 Å. The Ultraviolet Products, Inc., models UVS-54 or S-52 can erase the Am1702A in about 15 minutes, with the devices held one inch from the lamp. (Caution should be used when Am1702A's are inspected under fluorescent lamps after being programmed, as some fluorescent lamps may emit sufficient UV to erase or "soften" the PROM.)

## CAUTION


Ultraviolet radiation is invisible and can damage human eyes. Precautions should be taken to avoid exposure to direct or reflected ultraviolet radiation. It will often be convenient to fully enclose the ultraviolet source and the EROMs being erased to prevent accidental exposure.

Ultraviolet lamps can also ionize oxygen and create ozone which is harmful to humans. Erasing should be carried out in a well ventilated area in order to minimize the concentration of ozone.

## PROGRAMMING

| Symbol            | Parameter   | Test Conditions  | Min | Typ  | Max    | Units |
|-------------------|---|--|-----|------|--------|-------|
| I <sub>L1P</sub>  | Input Current, Address and Data                       | V <sub>I</sub> = -48V  |     |      | 10     | mA    |
| I <sub>L2P</sub>  | Input Current, Program and VGG Inputs                 | V <sub>I</sub> = -48V  |     | 0.05 | 10     | mA    |
| I <sub>BB</sub>   | V <sub>BB</sub> Current                               |  |     | 200  | Note 8 | mA    |
| I <sub>DDP</sub>  | I <sub>DD</sub> Current During Programming Pulse      | V <sub>DD</sub> = V <sub>Prog</sub> = -48V, V <sub>GG</sub> = -35V |     |      | 0.3    | Volts |
| V <sub>IHP</sub>  | Input HIGH Voltage                                    |  | -46 |      | -48    | Volts |
| V <sub>IL1P</sub> | Voltage Applied to Output to Program a HIGH           |  | -40 |      | -48    | Volts |
| V <sub>IL2P</sub> | Input LOW Level on Address Inputs                     |  | -46 |      | -48    | Volts |
| V <sub>IL3P</sub> | Voltage Applied to V <sub>DD</sub> and Program Inputs |  | -35 |      | -40    | Volts |
| V <sub>IL4P</sub> | Voltage Applied to V <sub>GG</sub> Input              |  |     |      | 3.0    | ms    |
| t <sub>pw</sub>   | Programming Pulse Width                               | V <sub>GG</sub> = -35V, V <sub>DD</sub> = V <sub>Prog</sub> = -48V | 25  |      |        | μs    |
| t <sub>DW</sub>   | Data Set-up Time                                      |  | 10  |      |        | μs    |
| t <sub>DH</sub>   | Data Hold Time  |  | 100 |      |        | μs    |
| t <sub>VW</sub>   | V <sub>GG</sub> and V <sub>DD</sub> Set-up Time       |  | 10  |      | 100    | μs    |
| t <sub>VD</sub>   | V <sub>GG</sub> and V <sub>DD</sub> Hold Time         |  | 25  |      |        | μs    |
| t <sub>ACW</sub>  | Address Set-up Time (Complement)                      |  | 25  |      |        | μs    |
| t <sub>ACh</sub>  | Address Hold Time (Complement)                        |  | 10  |      |        | μs    |
| t <sub>ATW</sub>  | Address Set-up Time (True)                            |  | 10  |      |        | μs    |
| t <sub>ATH</sub>  | Address Hold Time (True)                              |  |     |      | 20     | %     |
|                   | Duty Cycle  |  |     |      |        |       |

### PROGRAMMING WAVEFORMS



WF000270

**ABSOLUTE MAXIMUM RATINGS**

|   |                                   |
|---|-----------------------------------|
| Storage Temperature .....                       | -65°C to +150°C                   |
| Ambient Temperature with<br>Power Applied ..... | -55°C to +85°C                    |
| Input and Supply Voltages<br>Operating .....    | $V_{CC} - 20V$ to $V_{CC} + 0.5V$ |
| Programming .....                               | -50V                              |
| Power Dissipation .....                         | 1.0W                              |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

**OPERATING RANGES**

|  |                  |
|--|------------------|
| Temperature  |                  |
| 1702 Devices .....   | 0°C to +70°C     |
| 9702 Devices .....   | -55°C to +85°C   |
| Supply Voltages  |                  |
| $V_{CC}$ , $V_{BB}$ .....  | +4.75V to +5.25V |
| $V_{DD}$ , $V_{GG}$ .....  | -8.55V to +9.45V |
| Operating ranges define those limits over which the functionality of the device is guaranteed. |                  |








**DC CHARACTERISTICS** over operating range unless otherwise specified

| Symbol | Parameter              | Test Conditions   | Am1702A<br>Am9702A |      |                | Am1702AL<br>Am9702AL |     |                | Units         |
|--------|------------------------|---|--------------------|------|----------------|----------------------|-----|----------------|---------------|
|        |                        |   | Min                | Typ  | Max            | Min                  | Typ | Max            |               |
| ICF1   | Output Clamp Current   | $T_A = 0^\circ\text{C}$ , $V_O = -1.0V$   |                    | 8    | 14             |                      | 5.5 | 8              | mA            |
| ICF2   | Output Clamp Current   | $T_A = 25^\circ\text{C}$ , $V_O = -1.0V$  |                    |      | 13             |                      | 5   | 7              | mA            |
| IDD0   | VDD Current (Note 4)   | $V_{GG} = V_{CC}$ , $I_{OL} = 0\text{mA}$<br>$V_{CS} = V_{CC} - 2.0$ , $T_A = 25^\circ\text{C}$ |                    |      |                |                      | 7   | 10             | mA            |
| IDD1   |                        | $I_{OL} = 0\text{mA}$ , $V_{CS} = V_{CC} - 2.0$ , $T_A = 25^\circ\text{C}$                      |                    | 35   | 50             |                      | 35  | 50             | mA            |
| IDD2   |                        | $I_{OL} = 0\text{mA}$ , $V_{CS} = 0$ , $T_A = 25^\circ\text{C}$                                 |                    | 32   | 46             |                      | 32  | 46             | mA            |
| IDD3   |                        | $I_{OL} = 0\text{mA}$ , $V_{CS} = V_{CC} - 2.0$ , $T_A = 0^\circ\text{C}$                       |                    | 38   | 60             |                      | 38  | 60             | mA            |
| IGG    | VGG Current            |   |                    |      | 1.0            |                      |     | 1.0            | $\mu\text{A}$ |
| ILI    | Input Leakage Current  | $V_I = 0V$  |                    |      | 1.0            |                      |     | 1.0            | $\mu\text{A}$ |
| ILO    | Output Leakage Current | $\overline{CS} = V_{CC} - 2.0$ , $V_O = 0V$   |                    |      | 1.0            |                      |     | 1.0            | $\mu\text{A}$ |
| IOH    | Output Source Current  | $V_O = 0V$  | -2.0               |      |                | -2.0                 |     |                | mA            |
| IOL    | Output Sink Current    | $V_O = 0.45V$   | 1.6                | 4    |                | 2.0                  |     |                | mA            |
| VIH    | Input HIGH Level       |   | $V_{CC} - 2.0$     |      | $V_{CC} + 0.3$ | $V_{CC} - 2.0$       |     | $V_{CC} + 0.3$ | Volts         |
| VIL    | Input LOW Level        |   | -1.0               |      | 0.65           | -1.0                 |     | 0.65           | Volts         |
| VOH    | Output HIGH Level      | $I_{OH} = -200\mu\text{A}$  | 3.5                | 4.5  |                | 3.5                  | 4.5 |                | Volts         |
| VOL    | Output LOW Level       | $I_{OL} = 1.6\text{mA}$   |                    | -3.0 | 0.45           |                      |     |                | Volts         |
|        |                        | $I_{OL} = 2.0\text{mA}$   |                    |      |                |                      |     | 0.4            |               |
| C1     | Input Capacitance      |   |                    |      |                |                      | 8   | 15             | pF            |
| CO     | Output Capacitance     | $T_A = 25^\circ\text{C}$<br>All unused pins are at $V_{CC}$                                     |                    |      |                |                      | 10  | 15             | pF            |
| CvGG   | VGG Capacitance        |   |                    |      |                |                      |     | 30             | pF            |

**Notes:**


- During read operations VGG may be clocked high to reduce power consumption. This involves swinging VGG up to  $V_{CC}$ . See "Clocked VGG Operation". This mode is possible only with the Am1702AL.
- During Read operations:  
Pins 12, 13, 15, 22, 23 = +5.0V  $\pm 5\%$   
Pins 16, 24 = -9.0V  $\pm 5\%$   
During Program operations:  
 $T_A = 25^\circ\text{C}$   
Pins 12, 22, 23 = 0V  
Pins 13, 24 are pulsed low from 0V to -47V  $\pm 1V$   
Pin 15 = +12.0V  $\pm 10\%$   
Pin 16 is pulsed low from 0V to -37.5V  $\pm 2.5V$
- Typical values are for  $T_A = 25^\circ\text{C}$ , nominal supply voltages and nominal processing parameters.
- IDD may be reduced by pulsing the VGG supply between  $V_{CC}$  and -9V. VDD current will be directly proportional to the VGG duty cycle. The data outputs will be unaffected by address or chip select changes while VGG is at  $V_{CC}$ . For this option specify AM1702AL.
- $V_{IL} = 0V$ ,  $V_{IH} = 4.0V$ ,  $t_r = t_f \leq 50\text{ns}$ , Load = 1 TTL gate.
- The output will remain valid for tOHC after the VGG pin is raised to  $V_{CC}$ , even if address change occurs.
- These parameters are guaranteed by design and are not 100% tested.
- Do not allow IDD to exceed 300mA for more than 100 $\mu\text{sec}$ .

## DC OPERATING CHARACTERISTICS


Access Time  
Versus Load CapacitanceAccess Time  
Versus TemperatureAverage Current Versus  
Duty Cycle for Clocked VGGIDD Current  
Versus TemperatureOutput Current  
Versus VDD Supply VoltageOutput Current  
Versus TemperatureOutput Sink Current  
Versus Output Voltage

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified

| No. | Symbol     | Description                       | Am1702A-1<br>Am1702AL-1<br>Am9702A-1 |     | Am1702A-2<br>Am1702AL-2<br>Am9702A-2 |     | Am1702AL<br>Am9702AL |      | Unit    |
|-----|------------|-----------------------------------|--------------------------------------|-----|--------------------------------------|-----|----------------------|------|---------|
|     |            |                                   | Min                                  | Max | Min                                  | Max | Min                  | Max  |         |
| 1   | $t_{ACC}$  | Address to Output Access Time     |                                      | 550 |                                      | 650 |                      | 1000 | ns      |
| 2   | $t_{CO}$   | Output Delay from $\overline{CS}$ |                                      | 450 |                                      | 350 |                      | 900  | ns      |
| 3   | $t_{CS}$   | Chip Select Delay                 |                                      | 100 |                                      | 300 |                      | 100  | ns      |
| 4   | $t_{DVGG}$ | Set-up Time, VGG                  | 0.3                                  |     | 0.3                                  |     | 0.4                  |      | $\mu$ s |
| 5   | $t_{OD}$   | Output Deselect                   |                                      | 300 |                                      | 300 |                      | 300  | ns      |
| 6   | $t_{DH}$   | Previous Read Data Valid          |                                      | 100 |                                      | 100 |                      | 100  | ns      |
| 7   | $t_{OHC}$  | Data Out Valid from VGG (Note 6)  |                                      | 5.0 |                                      | 5.0 |                      | 5.0  | $\mu$ s |
| 8   | freq.      | Repetition Rate                   |                                      | 1.8 |                                      | 1.6 |                      | 1.0  | MHz     |

**SWITCHING WAVEFORMS****READ OPERATION (Note 2)**

WF000440

**DESELECTION**

WF000450

**Note 1: CLOCKED VGG OPERATION**

The VGG input may be clocked between +5V (VCC) and -9V to save power. To read the data, the chip select ( $\overline{CS}$ ) must be low ( $\leq V_{IL}$ ) and the VGG level must be lowered to -9V at least  $t_{DVGG}$  prior to the address selection. Once the data has appeared at the output and the access time has elapsed, VGG

may be raised to +5V. The data output will remain stable for  $t_{OHC}$ . To deselect the chip,  $\overline{CS}$  is raised to  $\geq V_{IH}$ , and the output will go the high impedance state after  $t_{OD}$ . The chip will be deselected when  $\overline{CS}$  is raised to  $V_{IH}$  whether the VGG is at +5V or at -9V.