

# PRODUCT IMPROVEMENT BULLETIN

# PERIPHERAL EQUIPMENT DIVISION

TITLE EXCESSIVE OVERSHOOT/SETTLE TIME DELAY REGISTER					<b>РІВ NO.</b> DK3025	
PRODUCT TAPE []  DISK X;  LINE FORMATTER []	EQUIPMENT CHANGED ALL Logic PCBA's		MODEL SERIES AFFECTED D3000		EFFECTIVE DATE 2-14-75	
CLASS OF BULLETIN:		ORDER PAR KIT NQ.	RT EFF		CTIVITY	
<ul><li>X RETROFIT ON FAILURE</li><li>RETROFIT RECOMMENDED</li><li>SERVICE INFORMATION ONLY</li></ul>		N/A		D3000's prior to	S/N 1000	
PURPOSE:						

There have been some isolated cases where a particular D3000 would exhibit excessive overshoot and become one track off. Recent changes may possibly correct this condition on units prior to S/N 1000.

U109, the settle time delay register, can have its time factor shortened. By shorting this settle time, reducing the velocity and leaving the base seek time at approximately 35 milliseconds, the positioner will actually move slower. Results are the present overshoot is cut to a minimum, with no loss in seek performance. Because of the isolated number of instances, "Retrofit on Failure Only".

### SYMPTOMS:

- Correct sector but one track off
- Addressing errors
- Formatter errors
- Address compare errors
- Unexplainable controller time-outs

## PARTS REQUIRED:

- Approximately one (I) inch of jumper wire 30 AWG, silver plated copper wire, Mylar insulation

### TOOLS REQUIRED:

- Soldering iron with 25 to 27 watt tip

#### **REWORK INSTRUCTIONS:**

- 1.0 Perform all servo adjustments and ensure overshoot is to the minimum. (Ref: D3000 Manual, 102780, Section 6)
- 2.0 Locate I.C. UIO9. (Opposite component side)
  - 2.1 Cut etch to Pin 12 (see Figure 1).

ould Additional Information Be Required - Contact

PERTEC

Distribution Code - 6318




# PRODUCT IMPROVEMENT BULLETIN

# PERIPHERAL EQUIPMENT DIVISION

TITLE EXCESSIVE OVERSHOOT/SETTLE TIME DELAY REGISTER

PIB NO. DK3025



### FIGURE 1

- 2.2 Add jumper from Pin IO to output etch as shown in Figure I.
- 2.3 Perform in D3000 Service & Maintenance Manual, Section 6, SEEK TIME FINAL ADJUSTMENTS.

### TEST PROCEDURE:

Ensure overshoot on a one track seek is within the  $\pm 2$  volt specification. DRAWING CHANGES ARE TO BE MADE AS FOLLOWS:

A. Applicable Logic PCBA drawing.

FROM TO QE-10

B. Stamp Logic PCBA with PIB DK3025.

### TIME REQUIRED:

Approximately one hour.

THESE CHANGES ARE ALSO APPLICABLE TO FOLLOWING LOGIC BOARDS:

103705 Diablo Compatible Logic PCBA 103689 SC907 Logic PCBA 103687 SC914 Logic PCBA 102831 Pertec Logic PCBA (standard)

### NOTE

CHANGE IS ALSO APPLICABLE FOR WIRE WRAP VERSIONS AVAILABLE UPON REQUEST.