

**digital**

**DV11-Ø**

**Engineering Drawings**


**Digital Equipment Corporation**

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.

These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

Copyright © 1975, Digital Equipment Corporation





TITLE	SHEET OF	SIZE CODE	NUMBER	REV
BASIC ASSY DV11	2 OF 5	B DD	DV11-Ø	K

*MK*

CUSTOMER PRINT SET		ELECTRICAL					CUSTOMER PRINT SET		ELECTRICAL				
1	1	NO. OF SHEETS	REV	DRAWING NO.	DESCRIPTION	OPTION NO./FILE DATE	1	1	NO. OF SHEETS	REV	DRAWING NO.	DESCRIPTION	OPTION NO./FILE DATE
X		9	B	D-DA-DV11-0-0	BASIC ASSY (DV11)		X		10	#	D-CS-M7836-0-1	ALU AND TRANSFER BUS	
X		44	B	A-SP-DV11-0-1	ENGINEERING SPEC				1		K-CO-M7836-0-4	X-Y COORDINATE HOLE LOCATION	
	K	3	A	A-SP-DV11-0-2	DV11 MODULE TEST PROCEDURE				1		D-AH-M7836-0-5	ASSY/DRILLING HOLE LAYOUT	
	X	19	B	A-SP-DV11-0-3	DV11 TEST PROCEDURE				1		B-MH-M7836-0-6	MODULE ECO HISTORY	
X	X	3	A	A-SP-DV11-0-4	ACCEPTANCE PROCEDURE								
X		1		A-PL-DV11-0-5	SHIPPING LIST								
X		1	A	A-PL-DV11-0-6	SOFTWARE LIST								
X		2	A	D-BD-DV11-0-8	DV11 MODEM CONTROL		X		11	#	D-CS-M7837-0-1	UNIBUS DATA AND NPR CONTROL	
X		1	A	C-IC-DV11-0-9	INTERCONNECTION DV11				1		K-CO-M7837-0-4	X-Y COORDINATE HOLE LOCATION	
X		8	A	D-BS-DV11-0-10	LINE CARD 0-3 (SYNCH)				1		D-AH-M7837-0-5	ASSY/DRILLING HOLE LAYOUT	
X		8	A	D-BS-DV11-0-11	LINE CARD 4-7 (SYNCH)				1		B-MH-M7837-0-6	MODULE ECO HISTORY	
X		8	A	D-BS-DV11-0-12	LINE CARD 8-11 (SYNCH)								
X		8	A	D-BS-DV11-0-13	LINE CARD 12-15 (SYNCH)								
C		13	A	K-CS-DV11-0-14	MICROPROGRAM LISTING								
X		10		D-BS-DV11-0-15	LINE CARD 0-3 (ASYNCH)								
X		10		D-BS-DV11-0-16	LINE CARD 4-7 (ASYNCH)		X		11	#	D-CS-M7838-0-1	ROM, RAM & BRANCH	
X		10		D-BS-DV11-0-17	LINE CARD 8-11 (ASYNCH)				1		K-CO-M7838-0-4	X-Y COORDINATE HOLE LOCATION	
X		10		D-BS-DV11-0-18	LINE CARD 12-15 (ASYNCH)				1		D-AH-M7838-0-5	ASSY/DRILLING HOLE LAYOUT	
									1		B-MH-M7838-0-6	MODULE ECO HISTORY	
									9		K-CS-M7838-0-8	23-A101A2 (ROM LIST)	
									9		K-CS-M7838-0-9	23-A102A2 (ROM LIST)	
X		1	#	D-AD-7010834-0-0	LOGIC ASSY (DV11)				9		K-CS-M7838-0-10	23-A103A2 (ROM LIST)	
X		1	#	D-IA-7010835 0 0	POWER HARNESS (DV11)				9		K-CS-M7838-0-11	23-A104A2 (ROM LIST)	
									9		K-CS-M7838-0-12	23-A105A2 (ROM LIST)	
									9		K-CS-M7838-0-13	23-A106A2 (ROM LIST)	
									9		K-CS-M7838-0-14	23-A107A2 (ROM LIST)	
									9		K-CS-M7838-0-15	23-A108A2 (ROM LIST)	
<del>X</del>		<del>1</del>	<del>#</del>	<del>D-AD-7010655-0-0</del>	<del>WIRED ASSY (DV11)</del>								
<del>C</del>		<del>1</del>	<del>A</del>	<del>K-WL-DV11-0-7</del>	<del>WIRE LIST</del>								
		<del>1</del>	<del></del>	<del>A-WT-7010655-0</del>	<del>AWT REVISION STATUS</del>								
		1	A	B-DD-7010655-0	DRAWING DIRECTORY								
<del>X</del>		<del>1</del>	<del>#</del>	<del>D-PA-7010719-0-0</del>	<del>BACKPLANE ASSY</del>								
X		1	#	D-CS-5411420-0-1	CIRCUIT SCHEMATIC		X		9	#	D-CS-M7839-0-1	SYNCH MUX LINE CARD	
		1		K-CO-5411420-0-4	X-Y COORDINATE HOLE LOCATION				1		K-CO-M7839-0-4	X-Y COORDINATE HOLE LOCATION	
		1		D-AH-5411420-0-5	ASSY/DRILLING HOLE LAYOUT				1		D-AH-M7839-0-5	ASSY/DRILLING HOLE LAYOUT	
		1		B-MH-5411420-0-6	MODULE ECO HISTORY				1		B-MH-M7839-0-6	MODULE ECO HISTORY	

CUSTOMER PRINT SET CODES  
X = PRINT OF DOCUMENT INCLUDED IN PRINT SET  
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT  
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

TITLE: BASIC ASSY (DV11)  
SIZE CODE: B DD  
NUMBER: DV11-0  
REV: K  
SHEET 3 OF 5

*MA*

CUSTOMER PRINT SET					ELECTRICAL					CUSTOMER PRINT SET					ELECTRICAL				
1	INFO SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE	1	INFO SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE				
X		10	D-CS-M7807-0-1	#	7	BUS CONTROL & MUX		X		16	D-CS-H861-0-1	#	1	DM11-BB TEST CONNECTOR					
			K-CO-M7807-0-4		1	X-Y COORDINATE HOLE LOCATION					K-CO-H861-0-4		1	X-Y COORDINATE HOLE LOCATION					
			D-AH-M7807-0-5		1	ASSY/DRILLING HOLE LAYOUT					D-AH-H861-0-5		1	ASSY/DRILLING HOLE LAYOUT					
			B-MH-M7807-0-6		1	MODULE ECO HISTORY					B-MH-H861-0-6		1	MODULE ECO HISTORY					
X		11	D-CS-M7147-0-1	#	7	MODEM CONTROL		X		17	B-DD-H8612-0		2	LINE CARD TEST CONNECTOR					
			K-CO-M7147-0-4		1	X-Y COORDINATE HOLE LOCATION					C-UA-H8612-0-0	#	1	LINE CARD TEST CONNECTOR					
			D-AH-M7147-0-5		1	ASSY/DRILLING HOLE LAYOUT													
			B-MH-M7147-0-6		1	MODULE ECO HISTORY													
		12	C-UA-M920-0-0		1	INTERNAL BUS CONN. ASSY		X		18	B-DD-M7833-0		1	ASYNCH MUX LINE CARD					
			A-PL-M920-0-0		1	INTERNAL BUS CONN. M920		X			D-UA-M7833-0-0		3	ASYNCH MUX LINE CARD					
X			C-CS-M920-0-1	*	1	INTERNAL BUS CONN. M920		X			B-PL-M7833-0-0		4	ASYNCH MUX LINE CARD					
			K-CO-M920-0-4		1	X-Y COORDINATE HOLE LOCATION					D-CS-M7833-0-1		10	ASYNCH MUX LINE CARD					
			D-AH-M920-0-5		1	ASSY/DRILLING HOLE LAYOUT					D-MD-5012025-0-0		3	DRILL AND ETCH DRAWING					
											B-MH-M7833-0-6		1	ASYNCH MUX LINE CARD					
		13	B-DD-H317-0-0		3	H317 CABLE BOX ASSY		X		11	D-CS-M7808-0-1	#	7	MODEM CONTROL					
X			D-CS-5411153-0-1	#	3	DV11 DIST. PANEL (C.S.)					K-CO-M7808-0-4		1	X-Y COORDINATE HOLE LOCATION					
											D-AH-M7808-0-5		1	ASSY/DRILLING HOLE LAYOUT					
											B-MH-M7808-0-6		1	MODULE ECO HISTORY					
X		14	C-UA-BC08R-0-0	#	1	BC08R I/O CABLE													
X		15	D-CS-H325-0-1	#	1	H325 TEST CONNECTOR													
			K-CO-H325-0-4		1	X-Y COORDINATE HOLE LOCATION													
			C-AH-H325-0-5		1	ASSY/DRILLING HOLE LAYOUT													
			B-MH-H325-0-6		1	MODULE ECO HISTORY													

CUSTOMER PRINT SET CODES  
X = PRINT OF DOCUMENT INCLUDED IN PRINT SET  
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT  
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

TITLE  
BASIC ASSY (DV11)

SHEET 4 OF 5  
SIZE CODE B DO  
NUMBER DV11-0  
REV K

MA

CUSTOMER PRINT SET		MECHANICAL					CUSTOMER PRINT SET		MECHANICAL				
		NO. OF SHEETS	REV	DRAWING NO.	DESCRIPTION	OPTION NO./FILE DATE			NO. OF SHEETS	REV	DRAWING NO.	DESCRIPTION	OPTION NO./FILE DATE
1		9	B	D-UA-DV11-β-β	BASIC ASSY (DV11)								
		1		D-MD-7408510-0-0	CROSS BAR CABLE BRKT								
		1		C-IA-7408283-0-0	SIDE BAR SUPPORT								
		1		C-IA-7411632-0-0	STRAIN RELIEF								
		1		C-IA-7411633-0-0	CLAMP, STRAIN RELIEF								
		1		D-AD-7010834-0-0	LOGIC ASSY (DV11)								
		1		D-IA-7010835-0-0	POWER HARNESS (DV11)								
		1		B-DD-7010655-0	DV11 WIRED ASSY								
				<del>D-IA-7010719-0-0</del>	<del>SAMPLE ASSY</del>								
		1		C-UA-M92β-β-β	INTERNAL BUS CONN ASSY								
		1		A-PL-M92β-β-β	INTERNAL BUS CONN. M92β								
		1		A-DC-7407806-0-0	DEC UNIBUS DECAL								
		3		B-DD-H317-β	H317 CABLE BOX ASSY								
		1		C-UA-BC08R-β-β	MODEM I/O CABLE ASSY								

CUSTOMER PRINT SET CODES  
 X = PRINT OF DOCUMENT INCLUDED IN PRINT SET  
 C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT  
 S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

TITLE  
 BASIC ASSY (DV11)

SHEET 5 OF 5  
 SIZE CODE B DD

NUMBER  
 DV11-β

REV  
 K


MK

DIGITAL EQUIPMENT CORPORATION  
 1972

0-0-11100002

LEGEND	
NUMBER	VARIATION
DVII-AR	COMM MUX CONTROL UNIT
DVII-BA	MODULE SET & DIST. PANEL FOR 8 SYNC LINES
DVII-BB	MODULE SET & DIST. PANEL FOR 8 ASYN LINES
DVII-BC	MODULE SET & DIST. PANEL FOR 4 SYNC LINES AND 4 ASYN LINES

- NOTES:
- 861 POWER CONTROL MUST BE LOCATED AT FRONT OF CABINET TO ALLOW CABLES FROM ITEM (6) TO SWEEP BEHIND AND UNDER ITEM (2)
  - EACH H960 CONTAINING A DVII SHALL HAVE ONE STRAIN RELIEF (ITEM 14) AND CLAMP (ITEM 15) FOR EACH CABLE AND ONE STRAIN RELIEF AT THE LOWER REAR OF CABINET. SEE VIEWS A-A AND B-B.
  - A CABINET THAT CONTAINS AN EXPANDER BOX CANNOT HAVE MORE THAN TWO CABLE BOX ASSEMBLIES (ITEM 6) FOR SYSTEMS WITH THREE OR MORE CABLE BOX ASSEMBLIES A SEPARATE CABINET MUST BE USED. UP TO FOUR (4) PANELS CAN BE MOUNTED INTO CABINETS WITHOUT AN EXPANDER E.C.
  - 8 LINE SYSTEM IS SHOWN TO MAKE UP 16 LINE SYSTEM. ADD THE FOLLOWING EQUIPMENT (SHOWN WITH PHANTOM LINES): ONE HB17-C (ITEM 5) USING MTG HOLES 79/97, TWO SIDE BAR SUPPORTS (ITEM 8) USING MTG HOLE 79, ONE CROSS BAR CABLE BRKT (ITEM 9), ONE STRAIN RELIEF (ITEM 14), ONE CLAMP STRAIN RELIEF (ITEM 15) AND NECESSARY MTG HARDWARE



3 (QTY 4)  
 7 (QTY 4)  
 CONTAINS ITEMS 9.17-27 (SEE SHEET #9)

DVII-BC	DVII-BB	DVII-BA	DVII-AR	QTY	DESCRIPTION	PART NO.	ITEM NO.
				1	2	ASYNCH MUX LINE CARD	D-CS-M7833-01 27
				1	1	H265 TEST CONNECTOR	D-CS-H265-01 26
				1	1	H861 TEST CONNECTOR	D-CS-H861-01 25
				2	2	LINE CARD TEST CONNECTOR	C-VA-H862-01 24
				1	1	MODEM CONTROL	D-CS-M7147-01 23
				1	2	SYNCH MUX LINE CARD	D-CS-M7834-01 22
				1	1	ROM, RAM & BRANCH	D-CS-M7835-01 21
				1	1	UNIBUS DATA AND NFE CONTROL	D-CS-M7837-01 20
				1	1	ALU AND TRANSFER BUS	D-CS-M7836-01 19
				1	1	BUS CONTROL & MUX	D-CS-M7887-01 18
				1	1	INTERNAL BUS COMM M923	C-VA-M923-01 17
8	8	8	4	4	SCR PNL PAN HD 10-32 X 3/16	9006071-1 16	
1	1	1	1	1	CLAMP, STRAIN RELIEF	CIA-74M633-00 15	
1	1	1	1	1	STRAIN RELIEF	CIA-74M632-00 14	
				1	4	SCR PNL PAN HD 10-32-1 LG	9006043-1 13
8	8	8	4	4	SCR PNL PAN HD 10-32-S/M	9006074-1 12	
8	8	8	4	4	NUT, TINNEMAN 10-32	9007786 11	
4	4	4	4	4	1/0 CABLE (BLOBR)	C-VA-BC88A-10 10	
				1	1	PRIORITY JUMPER LEVEL #5	C-VA-540278-01 9
2	2	2	2	2	SIDE BAR SUPPORT	C-VA-208285-00 8	
				1	4	WASHER LOCK #8 EXT TOOTH	9008078 7
1	1	1	1	1	HB17-C CABLE BOX ASSY	D-VA-HB17-C-01 6	
1	1	1	1	1	CROSS BAR CABLE BRKT.	D-MD-100510-01 5	
8	8	8	8	8	WASHER LOCK #10 EXT	9007651 4	
				1	1	LOGIC ASSY (DVII)	D-AD-100834-00 3
REF	REF	REF	REF	REF	REF	MOUNTING BOX ASSY	D-VA-BAN-FC-01 2
REF	REF	REF	REF	REF	REF	H960 CABINET	D-VA-H960-CD-01 1


PDP 11		PARTS LIST	
USE ALL OTHERS SPECIFIED OTHERWISE IN DIMS.	DATE 1/25/76	EQUIPMENT CORPORATION	
TOLERANCES	DATE 1-27-76	TITLE	
DECIMALS .0005	DATE 1-27-76	BASIC ASSY	
ANGLES 24°	DATE 1-27-76	DVII	
FINISH	DATE 1-27-76	NUMBER	REV.
		B-DD-DVII-0	DVA DVII-0-0 C
		SCALE	SHEET 1 OF 4

REV.	DATE	BY
1	1-27-76	...
2	1-27-76	...
3	1-27-76	...
4	1-27-76	...
5	1-27-76	...
6	1-27-76	...
7	1-27-76	...
8	1-27-76	...

MK

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1978 DIGITAL EQUIPMENT CORPORATION

0-0-111A0 MK 2



14 REF  
15 REF  
ITEM #15 NOT SHOWN FOR CLARITY

THIS STRAIN RELIEF AND CLAMP FOR 2ND DVII-BR, -BB OR -BC

THIS STRAIN RELIEF AND CLAMP FOR 1ST DVII-BR, DVII-BB OR DVII-BC

14 REF  
NO CLAMP (ITEM #15) IS USED ON THIS STRAIN RELIEF

SEE NOTE #4 (SHEET #1)

DISTANCE EXAGGERATED TO SHOW CABLE DETAIL

NOTE:  
FOR ROUTING BCQSD CABLES FROM DISTRIBUTION PANELS TO MODEMS, SEE SHEET #3 FOR ROUTING BCQSR CABLES.

REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	BASIC ASSY DVII	SIZE CODE	D UA	NUMBER	DVII-0-0	REV.	C
SCALE	NONE	SHEET	2 OF 4	DIST.			

MK 1



THIS DRAWING AND SPECIFICATIONS HEREON, AND THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971 BY DIGITAL EQUIPMENT CORPORATION

0-0-11A0 MK 2



DISTANCE EXAGGERATED TO SHOW CABLE DETAIL

SEE DETAILS "E" & "F" (SHEET #7)

DISTANCE EXAGGERATED TO SHOW CABLE DETAIL

SEE DETAIL "A" (SHEET #5)

SEE DETAILS "B" & "C" (SHEET #6)

RUNNING BC06R CABLES FROM DVII LOGIC IN ONE CABINET TO DVII DISTRIBUTION PANEL IN ADJACENT CABINET

NOTE:  
FOR ROUTING BC06R CABLES FROM DVII LOGIC & EXPANDER BOX TO DISTRIBUTION PANELS IN SAME CABINET OR ADJACENT CABINET. SEE SHEET #2 FOR BC06D CABLE ROUTING.

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	BASIC ASSY. DVII	SIZE/CODE	NUMBER	REV.
SCALE	NONE	SHEET	3 OF 9	C


MK

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF ANY OF ITS ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

0-0-11 0 MTD 2

**NOTES:**




1. THIS PRINT SHOWS HARNESS ARRANGMENTS FOR 11/40 AND 11/35 WITH SERIAL NO. LESS THAN 6000 OR H960-D,E WITH SERIAL NO. LESS THAN 7000.
2. OPTION BACKPLANES AND HARNESSES REPRESENT TYPICAL INSTALLATION.



**POWER DISTRIBUTION (OLD VERSION)**

**NOTES:**

1. THIS PRINT SHOWS HARNESS ARRANGMENTS FOR 11/40 AND 11/35 WITH SERIAL NO. GREATER THAN 6000 OR H960-D,E WITH SERIAL NO. GREATER THAN 7000.
2. OPTION BACKPLANES AND HARNESSES REPRESENT TYPICAL INSTALLATION.




**POWER DISTRIBUTION (NEW VERSION)**

FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
<b>POP11</b>				
UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES				
TOLERANCES	DECIMALS	ANGLES	PARTS LIST	
±.005	±.005	±.005	digital EQUIPMENT CORPORATION	
±.01	±.01	±.01	TITLE	
±.02	±.02	±.02	BASIC ASSY	
±.05	±.05	±.05	DVII	
±.1	±.1	±.1	REV.	
MATERIAL			SIZE/CODE	NUMBER
STEEL			B-DD-DVII-0	DUA DVII-0-0
FINISH			SCALE	REV.
ZINC PLATE			1/8" = 1"	C
SHEET 4 OF 4			MK	

REV	
CHANGE NO	
DATE	
BY	

8 7 6 5 4 3 2 1

THE DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1978 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
ONE	CHANGE NO.	REV.


APPLICATION: DVII-AA,BA, BB,BC			
TITLE	BASIC ASSY	SILENCE CODE	NUMBER
	DVII	DUA	DVII-0-0
SCALE	NONE	SHEET 5 OF 9	DRW.

MK 1


THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION.

0-0-11A0 MK 2

NOTES:  
 A. INSTALL VINYL FORM BETWEEN UNIBUS & OTHER CABLES WHERE UNIBUS GOES THRU CABLE CLAMPS.  
 B. DVII DISTRIBUTION PANEL (H317C) CONTAINING D-CS-541153. REFER TO DETAILS "E" AND "F" ON SHEET # 7.




NOTE THAT UJ9, UJ11, LJ12, LJ10 CABLES CAN PASS THROUGH THE FOLDED AREA AS SHOWN BY DOTTED ARROW AND SOLID ARROW. NOTE THAT FOLDED CABLE IS INSTALLED IN DETAIL "B" UPSIDE DOWN FROM VIEW SHOWN IN DETAIL "C" - REFER TO POSITION OF BEND "A".





REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	BASIC ASSY. DVII	SIZE CODE	DUA	NUMBER	DVII-0-0	REV.	C
SCALE	NONE	SHEET	6 OF 9	DIST.			



DETAIL 'F'



REVISIONS		
CHG	CHANGED BY	REV.

TITLE	BASIC ASSY DV11	SIZE/COOR	D UA	NUMBER	DV11-0-0	REV.	C
SCALE	NONE	SHEET	7	OF	9	DIST.	

1 MK

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION.

VECTORS:

OCTAL TO SWITCH POSITION CONVERSIONS FOR M7887

VECTORS	VECTORS						
	8	7	6	5	4	3	2
300	ON	OFF	OFF	ON	ON	ON	* VECTOR BIT 2 IS CONTROLLED BY DV11 LOGIC
304	ON	OFF	OFF	ON	ON	ON	
310	ON	OFF	OFF	ON	ON	OFF	
314	ON	OFF	OFF	ON	ON	OFF	
320	ON	OFF	OFF	ON	OFF	ON	
324	ON	OFF	OFF	ON	OFF	ON	
330	ON	OFF	OFF	ON	OFF	OFF	
334	ON	OFF	OFF	ON	OFF	OFF	
340	ON	OFF	OFF	OFF	ON	ON	
344	ON	OFF	OFF	OFF	ON	ON	
350	ON	OFF	OFF	OFF	ON	OFF	
354	ON	OFF	OFF	OFF	ON	OFF	
360	ON	OFF	OFF	OFF	OFF	ON	
364	ON	OFF	OFF	OFF	OFF	ON	
370	ON	OFF	OFF	OFF	OFF	OFF	
374	ON	OFF	OFF	OFF	OFF	OFF	
400	OFF	ON	ON	ON	ON	ON	
410	OFF	ON	ON	ON	ON	OFF	
420	OFF	ON	ON	ON	OFF	ON	
430	OFF	ON	ON	ON	OFF	OFF	

FOR 11 BIT TO OCTAL DIGIT CORRESPONDENCE

BIT	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
EXAMPLE	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
OCTAL	8TH			5TH			4TH			3RD			2ND			1ST		
DIGIT	7			7			5			0			0			0		

NOTE: I/O DEVICE ADDRESS IN #11 LITERATURE ARE VARIOUSLY GIVEN AS 768 000 THRU 777 777 AND AS 158 000 THRU 177 777. THESE ARE EQUIVALENT IN MACHINES WITHOUT MEMORY MANAGEMENT, WHENEVER BITS 15, 14, AND 13 ARE ALL 1 (16K K1X OR 17K X1X) THE PROCESSOR ALSO MAKES BITS 17 AND 16 1 (76K X1X OR 17K X1X) IN MACHINES WITH MEMORY MANAGEMENT I/O DEVICE ADDRESSES ARE IN PHYSICAL MEMORY AT 768 000 THRU 777 777. THEY ARE ONLY AVAILABLE TO A PROGRAM IF SOME VIRTUAL ADDRESS AREA IS MAPPED INTO THIS PHYSICAL AREA.

JUMPERS AND MODIFICATIONS  
 BR LEVEL SELECT BOARD - M7887  
 BR PLUG SHOULD BE 5480778 (LEVEL #5)  
 (AS SUPPLIED STANDARD)

OCTAL TO JUMPER CONVERSIONS FOR M7887

VECTORS	VECTORS						
	8	7	6	5	4	3	2
300	OUT	IN	IN	OUT	OUT	OUT	OUT
304	OUT	IN	IN	OUT	OUT	OUT	IN
310	OUT	IN	IN	OUT	OUT	IN	OUT
314	OUT	IN	IN	OUT	OUT	IN	IN
320	OUT	IN	IN	OUT	IN	OUT	OUT
324	OUT	IN	IN	OUT	IN	OUT	IN

ADDRESSES:

M7830  
 DV11 DATA CONTROL ADDRESS OFF-1, ON-0  
 BITS 8, 11, 12 ARE OFF  
 BIT 10 IS ON

VECTORS	VECTORS						
	8	7	6	5	4	3	2
775	000	ON	ON	ON	ON	ON	ON
040	ON	ON	ON	OFF	ON	ON	ON
100	ON	ON	OFF	ON	ON	ON	ON
140	ON	ON	OFF	OFF	ON	ON	ON

M7887  
 DV11 MDRN CONTROL ADDRESS OUT-1, IN-0  
 BITS 9, 11, 12 ARE OUT  
 BIT 10 IS IN

VECTORS	VECTORS						
	8	7	6	5	4	3	2
775	020	IN	IN	IN	IN	OUT	IN
080	IN	IN	IN	OUT	OUT	IN	IN
120	IN	IN	OUT	IN	OUT	IN	IN
160	IN	IN	OUT	OUT	OUT	IN	IN

REVISIONS		
CHK	CHANGE NO	REV

TITLE	BASIC ASSY DV11	SIZE CODE	DJA	NUMBER	DV11-0-0	REV	C
SCALE	1/1	SHEET	5	OF	4	DIST.	

MK


THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973, DIGITAL EQUIPMENT CORPORATION

VIEW FROM SLOT SIDE

0-0-11A0 UNID 2

NOTES:

1. IF END OF BUS REPLACE M920 WITH M930.
2. IF LAST UNIT IN BASIC BOX REPLACE M920 WITH BC11A CABLE END WHEN EXPANDING TO PERIPHERAL BOX.
3. IF FIRST UNIT IN EXPANDER BOX REPLACE M920 WITH BC11A CABLE END.
4. TWO LINE CARDS ITEM #22 OR #27 ARE LOCATED IN SLOTS 5 & 6 FOR THE FIRST LINE CARD VARIATION; FOR THE SECOND LINE CARD VARIATION LOCATE TWO MORE LINE CARDS IN SLOTS 7 & 8.
5. M7147 IS USED ON REVISION B OR LATER TO CURE FALSE REPORTING OF TRANSITIONS ON MODEM CONTROL LINES.



9 22,27 SEE NOTE #4

8 22,27 SEE NOTE #4

7 22,27 SEE NOTE #4

6 22,27 SEE NOTE #4

5 21

4 20

3 19

2

1

23

18

17

REVISIONS		
CH.	CHANGE NO.	REV.

TITLE	BASIC ASSY DV11	SIZE CODE	DUA	NUMBER	DV11-0-0	REV.	C
SCALE	1/8"	SHEET	9	OF	9	DIST.	

MK

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS						
ENGINEERING SPECIFICATION				DATE May 17, 1974		
TITLE DV11 Communications Multiplexor						
REVISIONS						
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE
A	ECO CHANGE	00001	J. McNAMARA	5-75	<i>J. McNamara</i>	5/14/75
B	ECO CHANGE	00004	W. SMITH	4-76	<i>W. Smith</i>	5/28/76

ENG	5-23-74	APPD	SIZE	CODE	NUMBER	REV
<i>W. Smith</i>	<i>W. Smith</i>	<i>W. Smith</i>	A	SP	DV11-0-1	B

1 of 44

ENGINEERING SPECIFICATION		CONTINUATION SHEET			
TITLE DV11 Communications Multiplexor					
<p><u>General Description</u></p> <p>The DV11 is a sixteen line multiplexor for the PDP-11 family of computers.</p> <p>The DV11 is designed to achieve very high throughput (16 lines times 1200 characters per second times two directions equals 38,400 characters per second in DDCMP mode, 26,000 characters per second in character oriented protocols) by the use of NPR transfers on both transmission and reception. The use of control bytes stored in core tables makes the DV11 essentially a classical state machine and permits it to achieve hardware throughput capabilities without committing the hardware design to any specific protocol.</p> <p>The DV11 is housed in a nine slot double system unit and includes a distribution panel for each eight line group and a complete sixteen line modem control similar to the DM11-BB modem control.</p>					
<pre> graph TD     R[RECEIVERS] --&gt; MS[MASTER SCANNER]     MS --&gt; CP[CHARACTER PROCESSOR]     MS --&gt; T[TRANSMITTERS]     CP --&gt; T     CP &lt;--&gt; RCS[RECV CHAR STOR SILO]     CP --&gt; NCR[NPR CONTROL]     RCS --&gt; CP     RCS --&gt; RCV[RCV INTERRUPT CHARACTER REGISTER]     RCV --&gt; UNIBUS[UNIBUS]     NCR --&gt; UNIBUS     RAM[RAM] --&gt; UNIBUS     UNIBUS --&gt; CP     UNIBUS --&gt; RCS     UNIBUS --&gt; RCV     UNIBUS --&gt; NCR     UNIBUS --&gt; RAM             </pre>					
Figure 1: Block Diagram of DV11					
		SIZE	CODE	NUMBER	REV
		A	SP	DV11-0-1	B

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

SHEET 2 OF 44



**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

A DV11-AA is the option designation for the DV11 control logic and double system unit. No lines or distribution panels are implemented with this option. Three option designations are provided for ordering the line cards in eight line groups. Each group contains a distribution panel in addition to the selection type of line cards. Line cards for eight synchronous lines are designated a DV11-BA option. Line cards for eight asynchronous lines are designated a DV11-BB option. For four synchronous, four asynchronous line card mixture, DV11-BC is the option designation.

The basic elements of the DV11 are shown in figure 1.

The Receivers (16) assemble characters received from serial communications lines and assert a flag as each character is received. The Transmitters (16) disassemble characters and transmit them on serial communications lines and assert a flag whenever they can accept another character for transmission.

The Master Scanner sequentially checks the Receivers and Transmitters for each line to see if flags exist.

The Character Processor is a ROM controlled microprocessor which handles all characters received or transmitted by the DV11. It controls all non-Unibus data transfers and steps the Master Scanner. Except for those occasions where a Unibus instruction or NPR transfer involving the DV11 is taking place, the microprocessor never stops.

The Received Character Storage Silo is a first-in, first-out storage buffer. While most characters received by the DV11 will propagate through this buffer and be directly transferred to PDP-11 core by means of an NPR transfer, the occasion may arise when the attention of the PDP-11 program is required before this is done in the case of a particular character. To prevent the Receivers from experiencing data overruns during the interval that the DV11 is awaiting program attention, the microprogram will continue to load the received characters into the first-in first-out buffer, but the action of the Character Processor in withdrawing characters from the buffer will cease until the PDP-11 program responds to the interrupt caused by the special character at the bottom of the silo buffer.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

The character which requires PDP-11 program attention is copied into the Next Received Character Register at the time the aforementioned interrupt is generated.

The RCV Interrupt Character Register is a Unibus addressable register used by the microprogram to show the PDP-11 program any received character, along with line number and error flags, for which the microprogram requires assistance in processing.

The NPR Control is the hardware which the microprogram uses to gain control of the Unibus in order to store received characters, obtain characters for transmission, and obtain control bytes that direct the character processing.

The RAM contains the current addresses and byte counts used in the aforementioned NPR transfers. The initial values are loaded by the PDP-11 program via the Unibus and these values are subsequently updated by the microprogram. The RAM also contains a line protocol byte for each line by which the PDP-11 program can specify what action is to be taken when the byte count reaches zero and what type of block check polynomial should be used. In addition, a line state byte is stored for each line providing a snapshot of what microprogram activity is in progress on a particular line.

Operation

The Master Scanner checks both Receivers and Transmitters for flags indicating that characters are to be read from them (receivers) or loaded into them (transmitters).

If the Master Scanner finds a receiver flag, the microprocessor performs a data transfer operation reading a character from that Receiver and loading it into the Received Character Storage Silo.

If the Master Scanner finds a transmitter flag, the microprocessor utilizes the NPR Control to obtain a character from core and to obtain a control byte from core. The control byte contains information regarding any special treatment the character is to receive during transmission.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

After any such treatment, the microprocessor loads that character into that Transmitter for transmission.

In addition to servicing Receiver flags and Transmitter flags, the microprocessor also retrieves characters from the Received Character Storage Silo. As removed from the character storage silo, each character is accompanied by its line number and error flags.

If any of the error flags are set, the microprocessor places the character in the Receiver Interrupt Character Register and generates an interrupt. If there are no error flags set, the microprocessor appends "Mode bits\*" to the high order end of the character and uses the resultant expanded character as an offset in a core table from which a control byte appropriate to that character and mode is retrieved. The control byte indicates whether or not an interrupt should be generated (i.e., special character), whether or not the character should be included in the block check character calculation, whether or not the character should be stored in the core message table for that line, and whether or not the "Mode bits" for that line should be changed. In those cases where the microprocessor deposits a character in the Receiver Interrupt Character Register (either because of error flags or as a result of information in the control byte), no further action\*\* is taken by the microprocessor in retrieving characters from the Received Character Storage Silo until so directed by the setting of System Control Register bit 08 - Receiver Interrupt Response Complete.

The details of DV11 operation are best understood by reference to the register bit explanations which follow on sheets 6 to 36. Most bits are the same for synchronous and asynchronous applications, but where they differ, notes refer the reader to the appropriate information on sheets 37 to 44.

\*Mode bits are always loaded into bits 08, 09, and 10. Thus, the core tables containing the mode bytes always contain 256 bytes for each mode - i.e., all received characters are treated as 8-bit characters.

\*\*If the program is too tardy in servicing the Receiver Interrupt Character Register, the silo will overflow - See System Control Register (address X00) bit 14.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

System Control Register - Address X00

The System Control Register is a byte addressable register. The bit assignment is as follows:

Bit	Description
00	Microprocessor GO This bit when set permits the DV11 to cycle the Microprocessor that controls the DV11. This is read/write, CLEARED by Initialize. System programs must set this bit for the DV11 to function.
01	ROM Single Step (For Maintenance Use) This bit permits the PDP-11 program to execute one ROM cycle (only). This bit is read/write, cleared by Initialize. When the ROM cycle begins, this bit is automatically cleared.
02	ROM Branch Disable (For Maintenance Use) This bit when set assures that the DV11 microcode will not branch if the ROM cycles to a branch instruction while this bit is set. This bit is read/write, cleared by Initialize.
03	ROM Data Source Select (For Maintenance Use) This bit when set enables the ROM Data Register (a microprocessor register) to be loaded from the Unibus by doing a write into the Special Functions Register (address X12). This bit is read/write, cleared by Initialize.
04-05	Memory Extension The information stored in these bits becomes bits 16 and 17 respectively of any current address or control table base address loaded by the program into the RAM. These bits are read/write (cleared by Initialize) but when read, represent only the status of bits 4 and 5 of the System Control Register, not the status of address bits 16 and 17 of the selected line. See the Line Control Register for further information. This arrangement permits interrupt service routines to save the contents of the System Control Register accurately.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

## ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

06 Receiver Interrupt Enable

This bit, when set, permits the setting of bit 7 to generate an interrupt request. RW Init. clears.

07 Receiver Interrupt (Vector A)

This bit, when set, indicates that the microprocessor has either (1) withdrawn a byte from a core control table indicating that an interrupt should be generated for the character presently being processed, or (2) the character presently being processed has one or more of its associated error flags set or (3) experienced a zero byte count, non-existent memory location, or memory parity error in processing this character. The program should respond to this interrupt by setting SCR08. (The program might wish to alter the Control Byte Storage Register before setting SCR08.) This bit is read only except when SCR09 is set. It is cleared by Initialize.

08 Receiver Interrupt Response

The setting of this bit clears SCR07 and allows the microprocessor to take action on the character in the RICR (according to the information stored in the Receiver Control Byte Storage Register) and to continue removing characters from the receive silo for processing.

09 Bit 7 &amp; 15 Write Enable (Maintenance)

This bit, when set, permits the program to write bits 7 and 15 of this register. This bit is read/write, cleared by Initialize. This register must be word addressed when and while this bit (SCR09) is set.

10 NPR Status Overflow Interrupt

This bit, when set, indicates that the DV11 hardware checked the NPR status register (a silo) and found that there was no room due to insufficient program attention to servicing this register. All DV11 transmitter action in performing NPR transfers will cease until this condition is corrected. This bit is read/write, cleared by Initialize.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

SHEET 7 OF 44

## ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

11 Master Clear

This bit, when set, generates "Initialize" within the DV11 data handling sections (It does not affect the modem control.). The silos (both received character and NPR status\*) are cleared. The secondary registers are not cleared. This bit is read/write and is self-clearing.

12 Storage Interrupt Enable

This bit, when set, permits the setting of bit 10 to generate an interrupt request. Read/write, cleared by Initialize.

13 NPR Status Interrupt Enable

This bit, when set, permits the setting of bit 15 to generate an interrupt request. This bit is read/write, cleared by Initialize.

14 Unused

15 NPR Status Interrupt (Vector B)

This bit is set whenever there is one or more entries in the NPR Status Register, which is a silo-type register. The reading of that read-once register clears this bit, but it resets again if a new entry moves down into the register to replace the previously read entry. This bit is read only except when SCR09 is set, when it is read/write. This bit is cleared by Initialize

\*The NPR Status Register Bit 15 ("Entry Present") is cleared by Initialize; the other bits are not.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

SHEET 8 OF 44

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Receiver Interrupt Character Register - Address X02

This register is read only, cleared by Initialize.

Bits            Description

00-07            Interrupting Character

These bits contain the interrupting character, right justified. The least significant bit is bit 00. On parity-equipped characters, less than 8 bits, the parity bit will appear immediately to the left of the highest order bit in the character. See special note associated with Error Code 0101 below.

08-11            Line Number

The bits indicate the line number on which the interrupting character was received. Bit 8 is the least significant bit.

12-15            Error Code

These bits indicate the reason that the character shown in bits 00-07 generated an interrupt request.

Refer to Chart.

Error Code Bit				Meaning
15	14	13	12	
0	0	0	0	<b>SPECIAL CHARACTER</b> The receipt of this character caused the seizure of a control byte which had bit 00 (generate interrupt) set indicating that this is a special character.
0	0	0	1	<b>PARITY ERROR</b> This character was received with a parity sense opposite to that selected for this line by the parity sense switches on the line card.
0	0	1	0	<b>OVERRUN</b> The character(s) preceding this character on this line has (have) been lost due to failure of the DV11 receiver system to keep up with the incoming character rate on this line.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Error Code Bit				Meaning
15	14	13	12	
0	0	1	1	<b>PARITY ERROR AND OVERRUN</b> (SEE PREVIOUS LISTINGS) (FOR ASYNCHRONOUS USE, SEE SHEETS 42 & 43)
0	1	0	0	<b>BYTE COUNT WARNING</b> This character has been stored, but it is the last character that can be stored for this line as the byte count is now zero for reception on this line.
0	1	0	1	<b>BLOCK CHECK COMPLETED</b> A block of text or data and the associated block check characters have been received and the program should now check the accumulated receiver block check; the DV11 presents the OR of the high and low bytes of that register in bits 00-07 of this register.
0	1	1	0	UNDEFINED
0	1	1	1	UNDEFINED
1	0	0	0	<b>BYTE COUNT ZERO</b> This character was not stored, as the byte count for reception on this line is zero and thus there is no place to store this character.
1	0	0	1	UNDEFINED
1	0	1	0	UNDEFINED
1	0	1	1	UNDEFINED
1	1	0	0	<b>PROCESSING ERROR 00</b> A nonexistent memory time-out occurred when the DV11 attempted to store this character.
1	1	0	1	<b>PROCESSING ERROR 01</b> A nonexistent memory time-out occurred when the DV11 attempted to obtain the control byte associated with this character.
1	1	1	0	<b>PROCESSING ERROR 10</b> A memory parity error occurred when the DV11 attempted to store this character. (NOTE: this error should never occur, as the memory parity logic gives alarms only on DATO transfers).
1	1	1	1	<b>PROCESSING ERROR 11</b> A memory parity error occurred when the DV11 attempted to obtain the control byte associated with this character.

In response to a receiver interrupt (SCR07), the PDP-11 Program should examine this register (Receiver Interrupt Character Register), make any desired changes in the Receiver Control Byte Storage Register, and then set SCR08.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Note: Line Control Register bit definitions for synchronous lines are shown on sheets 11 to 15. Line Control Register bit definitions for asynchronous lines are shown on sheets 38 to 42.

Line Control Register - Address 04

This register controls the maintenance features associated with each line in the DV11 and provides an opportunity for the PDP-11 program to read the extended address bits for each line.

The following bits are read only and may be read only after the appropriate bits in the Secondary Register Selection Register have been conditioned to select the appropriate secondary register for the appropriate line: 04, 05, and 07.

The following bits are read/write, but the read is only a read of the most recently written entry into this bit of this register, not a read of the status of this bit for this line (This is referred to as "write/limited read"). A write into one of these bits does not affect the selected line unless bit 15 is also set: 08, 09, 10, 11, 12, 13, and 14. An example will clarify this. The PDP-11 program can read and write LPR 13 (Receiver Enable) at any time, but reading will only tell the program whether or not LPR 13 is set, not whether or not a particular line's receiver is enabled or not. In addition, the line specified in Secondary Register Selection Register bits 00-03 will not be placed in Receiver Enable mode merely by the writing of bit 13 of the LPR. Rather, the line will be placed in Receiver Enable mode only when bit 15 is set in addition (or subsequent to) bit 13 being set.

The line number to which the maintenance information, search sync, or extended address applies is specified by bits 00-03 of the Secondary Register Selection Register.

The bit functional assignments are as follows:

- 00-01 Reserved for Maintenance  
(Caution: Various bits may appear here during normal DV11 operation.)
- 02-03 Unused

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

04-05 Extended Address Read (Read Only)

For the line number entered in bits 00-03 of the Secondary Register Selection Register these bits represent the status of bits 16 and 17 of the secondary register specified by bits 08-11 of the Secondary Register Selection Register. This permits the PDP-11 program to read the Extended Address bits of the Current Address and Control Table Base Address entries in the RAM.

06 Unused

07 Maintenance Bit Window (Maintenance)

When in the maintenance mode 01 only, this bit can be used to monitor the input to the receiver logic of the selected line. The stimulus that creates the input could be either the maintenance Data bit or the serial output of the transmitter, depending on the state of the Transmitter Disable bit. Program read only. This bit does not represent the status of the selected line.

08 Maintenance Clock Pulse (Maintenance) (See Bit 15)

This bit is used to simulate the Transmitter and Receiver Clock. It is used for diagnostic purposes only. With this bit, the diagnostic has the ability to single step the interface. Setting this bit causes the transmitter to transfer a bit from the internal shift register to the output of the transmitter and causes the receiver to transfer the input of the receiver into the internal shift register.

This bit is program write only and is self-clearing. It pulses all DV11 lines that are in maintenance mode 01.

09 Transmitter Disable (Maintenance) (See Bit 15)

This bit, when set, disables the output of this line's Synchronous Transmitter. In this way data from the Maintenance Data bit may be entered into the receiver. This bit is used only for maintenance purposes and is write/limited read.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

## 11 &amp; 12 Maintenance Mode Select (See Bit 15)

These bits are used to select any one of the three maintenance modes:

	BIT SETTING	
	12	11
1. Internal Maintenance Mode	0	1
2. External Maintenance Mode	1	0
3. Internal Maintenance Mode for Systems Testing	1	1
4. Normal Operation	0	0

## Internal Maintenance Mode (01)

Internal Maintenance Mode clocking comes from the Maintenance Clock Pulse bit (bit 08) driven via the program. While using this mode, the following EIA level converters are disabled (This is done so that the majority of the logic can be diagnosed without disconnecting the modem cable.):

Receiver Clock  
Transmitter Clock  
Receiver Data  
Transmitter Data

Transmitted data is looped to received data on a TTL basis.

## External Maintenance Mode (10)

When in the external maintenance mode, all lines connected to the data set must be removed at the data set interface. A special connector replaces the connector of the data set. The function of the special connector is to turn around specified signals after level conversion and bring them back to the DV11 as simulated inputs.

Clocking in this mode is under control of internal DV11 clocks in the same way as Internal Maintenance Mode 11.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

## Internal Maintenance Mode for Systems Testing (11)

With bits 12 and 11 both set to a one (mode 11), the internal maintenance mode provides internal clocking for the receiver and transmitter. The clocking rate is controlled by switches on the DV11 line cards. Mode 11 will be the same as mode 01 with respect to data set control leads and TTL data loopback. The only difference is that in mode 11 the receiver and transmitter clocking is derived from internal clocks.

Bits 11 and 12 are write/limited read.

NOTE: If bits 12 and 11 are zero, normal operating mode is assumed.

## 13 Receiver Enable (See bit 15)

When this bit is set by the program, a sync search is initiated on this line by the receiver logic. After an initialize, this bit must be set by the program before any reception can begin on this line - i.e., Receiver Active (See "Line State" secondary register) will not set unless this bit has been set.

A switch for each line determines whether the receiver searches for one sync character or for two in a row.

A successful sync search results in the setting of Receiver Active (Line State Bit 00) for this line.

This bit is write/limited read.

NOTE: Should it be desired to resynchronize during the course of reception, the program could accomplish this by setting "Receiver Resynchronize" (Line State 01). To shut down reception on a line, the program should clear Receiver Enable and then set Receiver Resynchronize.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

14 Maintenance Data (Maintenance) (See Bit 15)

This bit is used only in the maintenance mode by the diagnostic program. In maintenance mode 01 this bit can be used to simulate data at the receiver input. When used as a simulated input to the receiver, the Transmitter Disable bit must be set to inhibit additional input from the transmitter. This bit should be cleared if it is not being used as the simulated input. If this bit were inadvertently set in maintenance mode and the transmitter Disable bit was clear, the receiver input would have two sources of input. This bit is write/limited read.

15 Maintenance Conditions Strobe (Maintenance)

The setting of this bit records the status of bits 08, 09, 10, 11, 12, 13, and 14 into the status flip-flops associated with the line specified in bits 00-03 of the Secondary Register Selection Register. This bit is self-clearing, hence write only. It may be set at the same time as the bits whose status it records, as its action is delayed until the conclusion of the instruction cycle which set it. This bit is necessary due to "Reads" in the PDP-11/20 being "read-write" cycles, and certain synchronization requirements associated with mode changes during clocking pulses.

CAUTION: After setting this bit, do not change bits 00-03 of Secondary Register Selection Register until this bit has self cleared indicating conclusion of the strobe operation.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Secondary Register Selector - Address X06

The bits in this register provide a path for the program to access the various locations in the DV11 RAM. The program may read or write these locations. The various locations may be thought of as registers.

Interrupt service routines must save the contents of this register so that no changes occur between the setting of bits in this register and the reading or writing of the Secondary Register Access Register - Address X10.

The bit assignments of the Secondary Register Selector Register are as follows:

Bit            Description

00-03            Line Selection

For each type of register selected by bits 08-11, there are 16 registers - one per line. The setting of the Line Selection bits determines exactly which of these line registers is to be addressed.

04-07            Unused

08-11            Register Selection

These bits determine which type of register is addressed for the line number specified in bits 00-03.

Bits

11	10	9	8	
0	0	0	0	Transmitter Primary Current Address
0	0	0	1	Transmitter Primary Byte Count
0	0	1	0	Transmitter Secondary Current Address
0	0	1	1	Transmitter Secondary Byte Count
0	1	0	0	Receiver Current Address
0	1	0	1	Receiver Byte Count
0	1	1	0	Transmitter Accumulated Block Check
0	1	1	1	Receiver Accumulated Block Check
1	0	0	0	Transmit Control Table Base Address

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Bits

<u>11</u>	<u>10</u>	<u>9</u>	<u>8</u>	
1	0	0	1	Receiver Control Table Base Address
1	0	1	0	Line Protocol Parameters
1	0	1	1	Line State
1	1	0	0	Transmitter Mode Bits
1	1	0	1	Receiver Mode Bits
1	1	1	0	Line Progress
1	1	1	1	Receiver Control Byte Storage Register

Secondary Registers

These registers are selected by conditioning bits in the Secondary Register Selector Register (Address X06) and then reading or writing into the Secondary Register Access Register (Address X10).

NOTE: The Secondary Registers are NOT cleared by Initialize.

0000 Transmitter Principal Current Address

The Transmitter Principal Current Address secondary register contains the 18-bit core memory address of the next character to be transmitted on the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. This register is incremented by one with each character transmitted on the associated line by the DV11 if the principal message table is being used (Line State secondary register bit 07 set to zero).

0001 Transmitter Principal Byte Count

The transmitter Principal Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be transmitted on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC transmission based on reaching a zero byte count during transmission. When bit 15 is set to zero by the PDP-11 program, bits 13-15 of the Line Progress secondary register for this line will control the trans-

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

mission mode when the principal byte count reaches zero; also, the BCC will be transmitted if Line Progress bit 10 is set to one. When bit 15 is set to one by the PDP-11 program, bits 00-02 of the Transmitter Mode Bits secondary register continue to control the line transmission mode. A byte count with bit 15 set to zero (at the time the byte count is loaded by the PDP-11 program) is referred to as a "marked" byte count.

This register is incremented by one with each character transmitted on the associated line by the DV11 if the principal message table is being used (Line State 07 set to zero). When this register reaches zero, transmission continues using the transmitter alternate byte count for this line, if the Transmitter Go bit in the Line State secondary register is still set to one.

0010 Transmitter Alternate Current Address

The Transmitter Alternate Current Address register has exactly the same function as the Transmitter Principal Current Address register (0000). This register is incremented by one with each character transmitted by the DV11 on the associated line if the alternate message table is being used (line State secondary register bit 07 set to one).

0011 Transmitter Alternate Byte Count

The transmitter Alternate Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be transmitted on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC transmission based on reaching a zero byte count during transmission in the same fashion as described for Transmitter Principal Byte Count.

This register is incremented by one with each character transmitted on the associated line by the DV11 if the alternate message table is being used (line State secondary register bit 07 set to one). When this register reaches zero, transmission continues using the

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B



**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

transmitter principal byte count for this line if the Transmitter Go bit in the Line State secondary register is still set to one.

0100 Receiver Current Address

The Receiver Current Address register contains the 18-bit core memory address for storage of the next character to be received on the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. This register is incremented by one with each character received on the associated line by the DV11.

0101 Receiver Byte Count

The Receiver Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be received on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC anticipation based on reaching a zero byte count during reception. When bit 15 is set to zero by the PDP-11 program, bits 13-15 of the Line State secondary register for this line will control the reception mode when the byte count reaches zero; also, the BCC will be expected if Line State bit 10 is set to one. When bit 15 is set to one by the PDP-11 program, bits 00-02 of the Receiver Mode Bits secondary register continue to control the line reception mode. When this register reaches zero, an interrupt code is set in the Receiver Interrupt Character register and the DV11 stops transferring received characters to core memory.

0110 Transmitter Accumulated Block Check Character

The Transmitter Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register to enable destination stations to check integrity of transmission on the associated line. Characters to be included in the

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

block check calculation are specified by bit 03 of the transmitter control bytes for each character. The contents of this register are transmitted as two sequential bytes, low-order eight bits first, except when LRC-8 is the selected block check type, in which case a single byte is transmitted. The DV11 automatically clears this register to zero after transmitting its contents.

NOTE

The DV11 computes CRC-16 and CRC-CCITT on a byte at a time basis (parallel), thus the character length must be eight bits. LRC-8 may be selected for characters of 5, 6, 7, or 8 bits.

0111 Receiver Accumulated Block Check Character

The Receiver Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register for checking integrity of data received on the associated line. Characters to be included in the block check calculation are specified by bit 03 of the receiver control byte for that character. The PDP-11 program should clear this register if the accumulated block check at the end of the message is non-zero.

1000 Transmitter Control Table Base Address

The transmitter Control Table Base Address secondary register contains the 18-bit address of the transmitter control table for the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for transmitted characters.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

1001 Receiver Control Table Base Address

The Receiver Control Table Base Address secondary register contains the 18-bit address of the receiver control table for the associated line. The extended address bits are initially loaded from SCR.04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for the received characters.

1010 Line Protocol Parameters

The Line Protocol Parameters secondary register contains the transmitter Data Link Escape (DLE) character when required by the associated line protocol, plus control bits to implement protocol requirements and handling of synch characters. The PDP-11 program writes the data in this register for reference by the microprogram. Bit assignments are described in the following table:

LINE PROTOCOL PARAMETERS SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation															
00	Idle Mark if both Byte Counts Zero															
01	Strip Leading Syncs															
02	Unused															
03-04	Block Check Type															
	<table border="1"> <thead> <tr> <th>03</th> <th>04</th> <th>BCC Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>LRC-8 (XOR)</td> </tr> <tr> <td>1</td> <td>0</td> <td>CRC-16 (<math>X^{16} + X^{15} + X^2 + 1</math>)</td> </tr> <tr> <td>0</td> <td>1</td> <td>Unused-16</td> </tr> <tr> <td>1</td> <td>1</td> <td>CRC-CCITT (<math>X^{16} + X^{12} + X^5 + 1</math>)</td> </tr> </tbody> </table>	03	04	BCC Type	0	0	LRC-8 (XOR)	1	0	CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ )	0	1	Unused-16	1	1	CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ )
03	04	BCC Type														
0	0	LRC-8 (XOR)														
1	0	CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ )														
0	1	Unused-16														
1	1	CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ )														
05	DDCMP Receive															
06	DDCMP Transmit															
07	Unused															
08-15	DLE Character															

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

1011 Line State

The Line State secondary register is used by the PDP-11 program and the microprocessor to control and monitor line activities in executing the selected protocol. This register is also used by the PDP-11 program to store mode change and BCC anticipation bits for reference by the microprocessor when a marked receiver byte count reaches zero.

LINE STATE SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation	Read/Write
00	Receiver Active	Read
01	Receiver Resynchronize	Write
02	Transmitter Go	Read or Write
03	Transmitter Underrun	Read or Write zero
04	Transmitter Non-existent Memory (NXM)	
05	Transmitter Memory Parity Error	
06	Sync Strip On	
07	Use Alternate Tables	
08-09	Unused	
10	Expect BCC	
11-12	Unused	
13-15	Next Receive Mode on Marked Byte Count = 0	

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**



CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

1100 Transmitter Mode Bits

The Transmitter Mode Bits secondary register contain the 3-bit mode selection field (in bits 00-02) which determines the transmitter control table to be used for controlling transmission on the associated line.

1101 Receiver Mode Bits

The Receiver Mode Bits secondary register contains the 3-bit mode selection field (in bits 00-02) which determines the receiver control table to be used for controlling reception on the associated line.

1110 Line Progress


The Line Progress secondary register contains bits set and referenced by the microprocessor to control and monitor activities on the associated line in executing the selected protocol (these bits are not intended for access by the PDP-11 program). This register also stores mode change and BCC transmission control bits, as set by the PDP-11 program, for use by the microprocessor when a marked transmitter byte count reaches zero.

LINE PROGRESS SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation
00	Send BCC1 Next
01	Send BCC2 Next
02	DLE Sending In Progress
03-04	Unused
05	Expect BCC1
06	Expect BCC2 Next

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**



CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

07 Resynchronization Flag Expected

08-09 Unused

10 Send BCC

11-12 Unused

13-15 Next Transmit Mode on Marked Byte Count = 0

1111 Receiver Control Byte Holding

The Receiver Control Byte Holding secondary register provides a location for the microprocessor to store the Receiver Control Byte in bits 00-07 during character processing. The PDP-11 program may set a control byte into this register while responding to a DV11 receiver special character interrupt. When the PDP-11 program signals the DV11 that its interrupt response is complete (SCR 08=1), the microprocessor uses the control byte in this register to control the disposition of the interrupting character in the Receiver Interrupt Character register.

The microprocessor may also use this register to write control bytes that specify character discard only, if an error condition or data block boundary condition caused the interrupt; the existing mode specified in the control byte is not altered. The PDP-11 program should not write this register except during initialization or interrupt response cycles.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexer

**Special Functions Register - Address X12**

Reserved for maintenance. Various bits may appear here during normal operations. Word addressable.

**NPR Status Register - Address X14**

This register is a silo-type register in that it is read once, in that a new entry "falls" into the register if there are additional "entries" existing at the time that the read of this register is completed. This register is read only.

This register reports various interrupt-causing conditions associated with the transmitter NPR hardware. Interrupt conditions related to various transmitter NPR operations are stacked up in a first-in first-out storage buffer along with the line number being serviced when this condition occurred. As soon as the program has finished reading this register once, a new entry is cycled into the register in place of the former entry. The interrupt is SCR 15 (NPR Status Interrupt). This register is read only, not cleared by Initialize, except for bit 15 which is cleared by initialize.

Bits    Description

00-03 Line Number

These bits indicate which line was being serviced when the interrupt condition developed. The format of these bits is the same as bits 00-03 of the Secondary Register Selection Register (SRSR) so that the program can load these bits into the SRSR and read the appropriate current address of byte count.

04-07 Unused

08-11 These bits indicate the type of interrupt condition which occurred. The hardware is designed so that simultaneous occurrences on the same line create separate entries (Example: non-existent memory and byte count zero both occur).

NOTE that the condition codes are the addresses of the secondary registers which apply.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Code    Condition

0000 Transmitter Principal Current Address sent NPR hardware to a non-existent memory location (NXM).

0001 Transmitter Principal Byte Count = 0.

0010 Transmitter Alternate Current Address sent NPR hardware to a non-existent memory location.

0011 Transmitter Alternate Byte Count = 0.

1000 Transmitter Control Table Base Address - fetching control byte produced NXM or a memory parity error. The program should examine the Line State secondary register for further details.

12-14 Unused

15 Entry Present

When set, this bit indicates that bits 00-11 contain a valid entry. Reading the register or generating initialize clears this bit. It re-sets when another status report entry reaches the "bottom" of the silo and can be read in bits 00-11. Bits 00-11 are meaningless unless this bit (15) is set.

**Reserved Register - Address X16**

Bits    Function

00-15 Reserved - word addressable

**CONTROL BYTE FORMATS**

The DV11 achieves its high throughput and generalized operating capabilities by having both the transmitter and the receiver character handling apparatus perform NPR cycles to control byte tables in FDP-11 core to determine the next step to take with regard to the particular character being processed. The bit assignments in the control bytes are arranged such that the same control bytes may be used for both transmission and reception if the communications protocol being used progresses from

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

mode to mode in a symmetrical fashion on both transmit and receive and provided that the same characters would be included in the Block Check Character in both transmission and reception.

BITS	TRANSMITTER CONTROL BYTE FUNCTION	RECEIVER CONTROL BYTE FUNCTION
05-07	<p>NEXT MODE Determines next transmission mode used on this line.</p>	<p>NEXT MODE Determines next reception mode used on this line</p>
04	RESERVED	<p>STORE/DISCARD Determines whether this character is stored in message table or is discarded.</p>
03	<p>INCLUDE IN BCC YES/NO Determines whether or not this character will be included in the BCC being accumulated for this line.</p>	<p>INCLUDE IN BCC YES/NO Determines whether or not this character will be included in the BCC being accumulated for this line.</p>
02	<p>SEND BCC NEXT Tells Transmitter Logic to send the 16-bit BCC after the character presently being handled. (8-bit if LRC selected)</p>	<p>EXPECT BCC NEXT Tells receiver logic to expect the 16-bit BCC after the character presently being handled. (8-bit if LRC selected)</p>
01	<p>SEND DATA LINK ESCAPE NEXT Tells transmitter logic to send Data Link Escape character from Secondary Register 1010 before sending the character presently being handled. (8-bit if LRC selected).</p>	RESERVED

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

00 RESERVED

GENERATE AN INTERRUPT  
The setting of this bit causes the character presently being processed to generate an interrupt. The microprocessor moves that character to the Receiver Interrupt Character Register and generates an interrupt request.

SPECIFICATIONS

SYSTEM ADDRESSES

The DV11 uses the same address space as the DM11-A. The first DV11 in a system would be at 775000; the next at 775040; then 775100; and finally, 775140. If there are DM11-A's in the system already, the first DV11 would be at 775040. The DV11 data handling and modem control use a total of ten registers.

INTERRUPT VECTORS

The DV11 requires three interrupt vectors - two for the data handling section and one for the modem control. The interrupt vectors are in the floating vector space that starts at 300. The DV11 modem control follows the DM11-BB which follows the DN11. The DV11 data handling section follows the DU11 which in turn follows the DU11.

TIMING CONSIDERATIONS

The modem control timing considerations consist of scan control and CLR SCAN operations. Scan control through the CSR allows the scan to either run free (SCAN EN) or to be sequentially stepped through the line counter line by line (STEP bit of CSR). The Read/Write cycles of the modem control scan logic force the program to wait, after issuing CLR SCAN, until it has cycled through the memories. Also, the scan's Read/Write cycles prevent halting the scan and changing the line number with one machine cycle.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Programs should not spin on flags in the DV11 secondary registers using loops less than 30 (octal) instructions; to do so may interfere with DV11 RAM microprocessor / Unibus access interlocks.

ORDER NUMBERS

DV11-AA Double System unit contains all DV11 logic except the line cards and distribution panels. No lines are implemented.

DV11-BA Line cards and distribution panel for eight synchronous lines. Requires 5-1/4 inches of cabinet space. Two DV11-BA's can be used with one DV11-AA.

To configure an 8 line synchronous DV11, order 1 DV11-AA and 1 DV11-BA.

To configure a 16 line synchronous DV11, order 1 DV11-AA and 2 DV11-BA's.

DV11-BB Line cards and distribution panel for eight asynchronous lines. Requires 5-1/4 inches of cabinet space. Two DV11-BB's can be used with one DV11-AA.

To configure an 8 line asynchronous DV11, order 1 DV11-AA and 1 DV11-BB.

To configure a 16 line asynchronous DV11, order 1 DV11-AA and 2 DV11-BB's.

DV11-BC Line cards and distribution panel for four synchronous and four asynchronous lines. Requires 5-1/4 inches of cabinet space.

BUS LOADS

Two bus loads.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

POWER CONSUMPTION

A DV11 system with 16 synchronous lines takes:

17.5 Amps @ +5 Volts  
1.0 Amps @ -15 Volts  
0.5 Amps @ +15 Volts

A DV11 system with 16 asynchronous lines takes:

20.5 Amps @ +5 Volts  
1.0 Amps @ -15 Volts  
0.6 Amps @ +15 Volts

A DV11 with 8 synchronous and 8 asynchronous lines takes:

19.0 Amps @ +5 Volts  
1.0 Amps @ -15 Volts  
0.55 Amps @ +15 Volts

ENVIRONMENTAL

+10 degrees to +50 degrees C with a relative humidity of 20% to 95%.

SPACE REQUIREMENTS

DV11-AA: Two system units (SU's).  
DV11-BA: 5-1/4 inches of cabinet space (SM PAN).  
DV11-BB: 5-1/4 inches of cabinet space (SM PAN).  
DV11-BC: 5-1/4 inches of cabinet space (SM PAN).

CABLES

Order BC05D-25 modem cables.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

PROGRAMMABLE MODEM CONTROL DEVICE REGISTERS

The two programmable modem control device registers and their specific bit assignments are listed in the following paragraphs.

Control Status Register (CSR) (Address: 770XX0)

Bit	Status	Description																														
03:00	LINE #	The LINE # bits are the binary addresses for the modem control's 16 lines (0-15) as follows:																														
		<table border="1"> <thead> <tr> <th>Bit</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> <th>Line #</th> </tr> </thead> <tbody> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td>⋮</td> <td>⋮</td> </tr> <tr> <td></td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>15</td> </tr> </tbody> </table>	Bit	3	2	1	0	Line #		0	0	0	0	0		0	0	0	1	1					⋮	⋮		1	1	1	1	15
Bit	3	2	1	0	Line #																											
	0	0	0	0	0																											
	0	0	0	1	1																											
				⋮	⋮																											
	1	1	1	1	15																											

If the Scan is cleared by INITIALIZE or CLR SCAN, the Line # Register will settle in 16μs±10%. When settled, the Line # Register will be set to Line #0(0000).

NOTE

When the Scan is enabled (or STEP) the next line to be tested will always be Line # +1. These bits are Read/Write and are cleared by INITIALIZE and by CLR SCAN.

04 BUSY  
 BUSY provides a program indicator that is set to 1 when the Scan is cycling. This bit is particularly useful to determine when a CLR SCAN (bit 11) has completed the task of cycling 0s into the Scanner's memory elements.

In addition, this bit must be tested for 0 if SCAN ENABLE was turned off preparatory to changing the Line #.

In Interrupt Mode, this procedure guarantees that detected transitions are serviced before the Line # is changed. (If functioning with interrupts OFF, then DONE should be tested after BUSY is found to be 0.)

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

Bit	Status	Description
05	SCAN EN	<p>The SCAN ENABLE flip-flop allows the scan to "free run" -- testing all lines sequentially if the DONE flip-flop is cleared.</p> <p>When the SCAN EN flip-flop is set to 1 and DONE is 0, a ring counter is allowed to cycle in the following order (from Rest):</p> <ol style="list-style-type: none"> <li>Increment line counter.</li> <li>Store contents of memory (Line # Address) in the HOLD flip-flop.</li> <li>Write current modem status into memory.</li> <li>Compare HOLD and contents of memory for Interrupt conditions.</li> </ol> <p>The ring counter continues to cycle (a to d) if DONE remains 0 and SCAN EN is set. If the SCAN EN flip-flop is negated while the ring counter is cycling (i.e., DONE not set) the ring counter will come to rest in 1.2μs±10% (MAX). The line #Register must not be changed until BUSY (bit 04) is found to be 0. This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.</p>
06	INTER EN	<p>If set to 1, Interrupt Enable allows DONE to cause an interrupt on priority four (4). This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.</p>
07	DONE	<p>The DONE flag, when set to 1, indicates that the hardware Scan has detected a transition on CARRIER, SEC RX, CS, or the RING Modem Status leads. Additionally, DONE freezes the Scan which makes available to the programmer:</p> <ol style="list-style-type: none"> <li>The Line # that caused the interrupt</li> <li>The state of the flags (4 bits)</li> <li>Modem status (8 bits)</li> </ol>

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

- 08 STEP

This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.

STEP, when set to 1, causes the Scan to increment the Line # and test that line for interrupts causing transitions. STEP can be used in place of SCAN EN, but care should be exercised that the Scan rate is great enough (milliseconds) so that double carrier transitions will be detected. Additionally, DONE does not inhibit STEP. A STEP requires  $1.2\mu s \pm 10\%$  to execute. This bit is Write 1s only.
- 09 MAINT MODE

When the MAINT MODE flip-flop is set to 1, it conditions the Scan Input (RING, CLEAR TO SEND, CARRIER, and SEC RX) to a 1 or ON state. Utilizing STEP or SCAN EN with MAINT MODE exercises 100 percent of the scan logic (not the data multiplexers). This includes the interrupt circuits (M7821) and the address selector (M105).

This mode provides a diagnostic feature, as well as an on-line test facility for the modem control's interaction with the Unibus. This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.
- 10 CLEAR MUX

CLEAR MUX clears the REQUEST TO SEND, TERMINAL READY, SEC TX, and LINE EN flip-flops for all lines, when this bit is set to 1. This bit is Write 1s only.
- 11 CLR SCAN

CLEAR SCAN clears all active functions (Line #, SCAN EN, etc.) and the memory logic, when this bit is set to 1. The memory logic requires  $18.8\mu s \pm 10\%$  to cycle a CLEAR through the memory locations. This function is especially useful if the programmer requires knowledge of the ON states of CARRIER, CLEAR TO SEND, RING and SEC RX. When the Scan is enabled (or STEP) following a CLR SCAN, an interrupt will occur for all ON states as they will appear (to the logic) as OFF to ON transitions

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

- 12 DSR \*

The DATA SET READY flag is 1 if an ON to OFF or an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN.
- 13 CS

The CLEAR TO SEND flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN.
- 14 CO

The CARRIER flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN.
- 15 RING

The RING flag is 1 if an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN.

\* FOR ASYNCHRONOUS USE, REFERENCE SHEET 43.

Line Status Register (LSR) (Address: 770XX2)

Bit	Status	Description
00	LINE EN	The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B



TITLE DV11 Communications Multiplexor

- 01 TERM RDY
 

This bit is Read/Write and cleared by INITIALIZE and CLEAR MUX.

Controls switching of the data communications equipment to the communication channel (via modem).

Auto-Dial and Manual Call origination: Maintains the established call.

Auto-Answer: Allows "handshaking" in response to a RING signal.

This bit is Read/Write and is cleared by INITIALIZE and CLEAR MUX.
- 02 RS
 

When REQUEST TO SEND is set to 1, it conditions the modem for transmit if the communications channel has been established (switched network). This bit is Read/Write and is cleared by INITIALIZE and CLEAR MUX.
- 03 NS \*
 

The New Sync (201) flip-flop, when 1, presents a high to the New Sync lead. This bit is Read/Write and is cleared by INITIALIZE or CLEAR MUX.
- 04 DSR \*
 

When the state of the modem's Data Set Ready lead is a high, this bit is a 1. The DSR bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.
- 05 CS
 

This bit reflects the current state of the modem CLEAR TO SEND lead. An ON indicates that the modem is ready to transmit data. This lead is most often the result of the REQUEST TO SEND lead. The CS bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.

\* FOR ASYNCHRONOUS USE, REFERENCE SHEET 43.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

TITLE DV11 Communications Multiplexor

- 06 CO
 

This bit reflects the current state of the modem carrier detect lead. An OFF indicates that the received signal is unsuitable for demodulation. The CO bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.
- 07 RING
 

This bit reflects the current state of the modem's ring lead. The RING bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.

NOTE

The Line Status Register bits 07:04 are inhibited when LINE EN is 0.

System Addresses

The DV11 modem control uses two address locations in the floating address area.

Interrupt Vectors

Each modem control requires one interrupt vector. The vector addresses are assigned upward from 300 to 777. The modem control falls in behind the DV11 in contiguous assignments from 300.

Timing Considerations

The modem control timing considerations consist of scan control and CLR SCAN operations. Scan control through the CSR allows the scan to either run free (SCAN EN) or to be sequentially stepped through the line counter line by line (STEP bit of CSR). The Read/Write cycles of the modem control scan logic (Paragraph 4.4) force the program to wait, after issuing CLR SCAN, until it has cycled through the memories. Also, the scan's Read/Write cycles prevent halting the scan and changing the line number with one machine cycle.

SIZE A	CODE SP	NUMBER DV11-0-1	REV A
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

General Description

The DV11 Asynchronous Line Card provides EIA communication capability for the DV11 multiplexor. Each ALC contains four double-buffered serial communication lines (UART'S) that are serviced by the DV11 character processor.

For Asynchronous reception, the UART assembles the serial communication line's character and presents a receiver flag to the character processor. Upon servicing of that receiver flag, the ALC presents the received character and associated error conditions to the character processor's Received Character Storage Silo for future processing. During Asynchronous transmission, the character processor checks the state of the line card's transmit flag to determine the need for servicing. If conditions exist so that transmission is required on that line, the character processor will send a parallel character to the transmitter register file for serial presentation to the communication line.

Each serial communication line of the ALC can operate with with individual programmable parameters.

The parameters are:

- Character length: 5, 6, 7 or 8 bit.
- Number of stop bits: 1 or 2 for 5, 6, 7, 8 bit characters.
- Parity generation and detection: Odd, Even or None.
- Operating Mode: Half Duplex or Full Duplex and Receiver Enable.
- Transmitter/ Receiver Speed: 50, 75, 110, 134.5, 150, 300, 600, 1200, 1800, 2000, 2400, 3600, 4800, 7200, 9600 and 38,400.
- Breaks: Generation and Detection.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**


CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

LINE CONTROL REGISTER (LCR) - ADDRESS X04

This register controls the features associated with each type of line card. The following LCR bit functions will pertain only to those lines associated with an asynchronous line card. For synchronous line card functions, refer to sheets 9 through 15 of this specification. Bits 00-03 of the Secondary Register Selection Register specify the line numbers to which the bits in the Line Control Register apply.

The bit assignments of the asynchronous line card are as follows:



SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

BITS 09-10 REGISTER SELECTION CODE (See bit 15)

Each line has four associated registers that are determined by the states of these bits. These registers are four bits wide and are defined by bits 11 through 14.

Register	Bit Setting	
	10	9
1. Primary	0	0
2. Format	0	1
3. Baud Rate	1	0
4. Maintenance	1	1

BIT PRIMARY REGISTER

11 (Primary 00) Full-Duplex/Half Duplex (See bit 15)

The per line bit, when cleared, conditions the line to operate in full-duplex mode. If this bit is set, the line is conditioned to operate in half-duplex mode, where the selected receiver is blinded during transmission of a character.

12 (Primary 00) Even Parity (See bit 15)

This bit, when set, generates character with even parity on the line and expects received characters to have even parity. If this bit is cleared, characters of odd parity are generated on the line and received characters are expected to have odd parity.

The state of this bit is immaterial if the Parity Enable bit (Format Register - Bit 14) is not set. This bit must be conditioned prior to loading of the Format Register.

13 (Primary 00) Receiver Enable (See bit 15)

This bit must be set before the receiver logic can assemble characters from the serial input line. When this bit is set, Receiver Active (Line State Bit 00) will subsequently set. To shut down reception on a line, the program should first clear Receiver Enable and then set Receiver Resynchronize (Line State Bit 01). The program must wait one character interval after shutdown before restarting a line.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

14 (Primary 00) Break (See bit 15)

This bit, when set, will force a space on that line's output causing a break condition. The break condition may be timed by sending characters during the break interval, since these characters never reach the EIA line.

All primary registers will be cleared following a Bus Initialize or DV11 Master Clear.

BIT FORMAT REGISTER

11-12 (Format 01) Character Length (see bit 15)

These bits are set to receive and transmit characters of the length (excluding parity) as shown below.

12	11	
0	0	5 bit
0	1	6 bit
1	0	7 bit
1	1	8 bit

13 (Format 01) Two Stop Bits (See bit 15)

This bit, when set, conditions the line transmitting with 5, 6, 7 or 8 bit code to transmit characters having two stop bits. One stop bit is sent when this bit is cleared.

14 (Format 01) Parity Enable (See bit 15)

If this bit is set, characters transmitted on the line have an appropriate parity bit affixed; and characters received on the line have their parity checked. Parity sense is determined by the state of Primary Register bit 12.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

**BIT BAUD RATE**

11-14 (Baud Rate 10) Speed Code (See bit 15)

The state of these bits determine the operating speed for the transmitter and receiver of the selected line.

14	13	12	11	Baud Rate
0	0	0	0	50
0	0	0	1	75
0	0	1	0	110
0	0	1	1	134.5
0	1	0	0	150
0	1	0	1	300
0	1	1	0	600
0	1	1	1	1200
1	0	0	0	1800
1	0	0	1	2000
1	0	1	0	2400
1	0	1	1	3600
1	1	0	0	4800
1	1	0	1	7200
1	1	1	0	9600
1	1	1	1	38,400

Refer to DV11 Busy and Data Set Busy features for 38.4K baud operation.

**BIT MAINTENANCE**

11 (Maintenance 11) Maintenance Internal Mode (See bit 15)

This per line bit, when set, loops the transmitter's serial output lead to the receiver's serial input lead on a TTL basis. While operating in maintenance mode, the EIA transmit data leads, EIA received data leads, and the remote Data Set Busy features are disabled. Normal operating mode is assumed when this bit is cleared. All Maintenance Registers will be cleared following a Bus Initialize or DV11 Master Clear.

12-14 (Maintenance 11) Unused

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

**BIT 15 LINE CONTROL STROBE**

The setting of this bit records the status of bits 09, 10, 11, 12, 13 and 14 into the registers associated for the line specified in bits 00-03 of the Secondary Register Selection Register. This bit is self-clearing, hence write only. It may be set at the same time as the bits whose status it records, as its action is delayed until the conclusion of the instruction cycle which set it.

CAUTION: Reference the CAUTION NOTE located on sheet 15.

**RECEIVER INTERRUPT CHARACTER REGISTER - ADDRESS X02**

The RICR Register is a Unibus Addressable Register used by the microprogram to show the PDP-11 program any received character, along with line number and error flags, for which the microprogram requires assistance in processing.

Three individual error flags from an asynchronous line will be presented in the RICR register in the following manner:

Error Code	Bit 15	Bit 14	Bit 13	Bit 12	Meaning
------------	--------	--------	--------	--------	---------

0 0 0 1 Parity Error

This character was received with a parity sense opposite to that which was selected for this line.

0 0 1 0 Overrun Error

The character(s) preceding this character on this line has (have) been lost due to failure of the DV11 receiver system to keep up with the incoming character rate on this line.

0 0 1 1 Framing Error

These bits are set if the received character did not have a stop bit present at the proper time. These bits are usually interpreted as indicating the reception of a break.

Existing error codes not shown above are the same for both the synchronous and asynchronous line cards.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

A priority encoding scheme is used by an asynchronous line to present a multiple error code condition. Any error flag combination that contains an overrun error will be presented as an Overrun Error (code 0010) in the RICR register. A framing error and parity error combination will be presented as a Framing Error (code 0011) in the RICR Register. A multiple error condition that displays a Parity Error (code 0001) does not exist. This priority scheme is used only by the Asynchronous Line Card. Existing error code bits that are generated on a synchronous line are not affected by this scheme.

PROGRAMMABLE MODEM CONTROL DEVICE REGISTERS

The Asynchronous Line Card uses the existing modem control unit, but with Secondary Receive and Secondary Transmit substituted for Data Set Ready and New Sync respectively. An asynchronous line requires the following changes to the programmable modem control device registers and bit assignments:

CONTROL STATUS REGISTER (CSR) (ADDRESS: 770XX0)

Bit	Status	Description
12	SEC Rx	The Secondary Receive Flag is a ONE if an ON to OFF or an OFF to ON transition has occurred on this modem lead. This bit is not legitimate if the Program has changed the Line # and the Scan has not cycled for one or more lines. This bit is READ only and shall present a ZERO when INITIALIZED or CLEAR SCAN.

LINE STATUS REGISTER (LSR) (ADDRESS: 770XX2)

3	SEC Tx	The Secondary Transmit (202) flip flop, when a ONE, presents a MARK to the Modems Secondary Transmit lead. This bit is READ/WRITE and is cleared by INITIALIZE or CLEAR MUX.
4	SEC Rx	The state of the modem's Secondary Receive Lead, when a ONE, is a MARKING state. The Sec Rx bit is inhibited when the Line Enable Flip Flop is a ZERO. This bit is READ only.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE SPECIAL FEATURES FOR HIGH SPEED (38.4K) OPERATION

DV11 BUSY

DV11 Busy is a response that emanates from an asynchronous receiving line to indicate that the character servicing rate for that line isn't being sustained. To insure received data integrity, external hardware must interpret and implement this response in such a fashion as to provide a restraining feature on the remote transmitter.

The "ON" condition of DV11 Busy is indicated by a negative voltage in the 3 to 15 volt range. The "OFF" condition of DV11 Busy is indicated by a positive voltage in the 3 to 15 volt range. DV11 Busy will be in the off state following a Unibus Initialized, DV11 Master Clear or Receiver Enable being cleared (LCR Primary Register bit 13). The ON duration of this lead is dependent on the servicing rate of the DV11 Character Processor. Therefore, DV11 Busy can be of any minimal period. DV11 Busy will be asserted a maximum of 10/16th of a bit time following the reception of the first stop bit. For an operating speed of 38.4K baud, external hardware must implement the DV11 Busy feature.

DATA SET BUSY

Each asynchronous transmitting line has the capability of having continual transmission remotely started and stopped. This is the complementary feature of DV11 Busy. Data Set Busy must be implemented with external supporting hardware and must be used with an operating speed of 38.4K baud. Line card modification is required for implementing Data Set Busy at a baud rate other than 38.4K baud.

The "ON" condition of Data Set Busy will be interpreted by a negative voltage in the 3 to 15 volt range. The "OFF" condition of Data Set Busy will be interpreted by a positive voltage in the 3 to 15 volt range. Data Set Busy, when on, is defined as a remote stop request.

To inhibit continual character transmission, Data Set Busy must be received prior to 15/16th of the last stop bit interval. Data Set Busy is invalid when the line is being operated in either internal maintenance mode or at an operating speed less than 38.4K baud, assuming no line card modification was performed.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B



TITLE DV11 Acceptance Procedure

4. Remove the H9612 and H961 test connectors and reconfigure the apparatus in accordance with Figure 1.
5. Load and run four error-free passes\* of DZDVE, selecting the tests which utilize the H325 test connector. Note that the DZDVE test can be run with any number of H325's by using the introductory dialog of the DZDVE test to specify which lines are equipped with H325's and then moving the H325's until all lines have been tested.




Figure 1- Test Configuration for Acceptance Procedure

Note for Figure 1: Only one H317C Distribution Panel is shown. This is sufficient to test two line cards simultaneously. If it is desired to test four at a time, a second H317C panel would be used and eight more H325 connectors.

\*NOTE: RUN ALL DIAGNOSTICS WITH ITERATIONS ENABLED.


SIZE	CODE	NUMBER	REV
A	SP	DV11-0-4	A







THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF MILITARY ELECTRONIC CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS EQUIPMENT WITHOUT PERMISSION. Copyright © 1975, MILITARY ELECTRONIC CORPORATION




REV	DATE	BY	CHKD
1	11-11-74	ALM	ALM
2	1-17-75	ALM	ALM
3	4-17-75	ALM	ALM
4	4-17-75	ALM	ALM
5	4-17-75	ALM	ALM
6	4-17-75	ALM	ALM
7	4-17-75	ALM	ALM
8	4-17-75	ALM	ALM

FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DV11				
PARTS LIST				
DIMENSIONAL TOLERANCE		DATE 3-18-75		
DRAWINGS ARE UNLESS OTHERWISE SPECIFIED		DATE 4-17-75		
TITLE		DATE 4-17-75	TITLE	
THIS AREA PROHIBITION		DATE 4-17-75	DATE 4-17-75	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY		DATE 4-17-75	DATE 4-17-75	
MATERIAL		SCALE	SIZE CODE	NUMBER
FINISH		SHEET 1 OF 8	D BD	DV11-0-8
				REV. B

MK

THE DESIGN AND SPECIFICATION OF THIS PRINTING SYSTEM IS THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND IS TO BE USED IN ACCORDANCE WITH THE LICENSE AGREEMENT. NO PART OF THIS DRAWING IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. DIGITAL EQUIPMENT CORPORATION © 1975.

NOTES:  
 1. MODULE PINS, AS USED IN THIS PRINT, ARE AS PER SYSTEM UNIT BACK PANEL WIRES.  
 2. FOR ASYNCHRONOUS USE, MUX NEW SYNC L AND MUX DATA SET READY L ARE REDEFINED AS MUX SEC TX L AND MUX SEC RX L RESPECTIVELY.




FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DVII				
PARTS LIST			 TITLE <b>DVII MODEM CONTROL</b> NUMBER D 00 DVII-0 REV. B	
DIMENSIONAL TOLERANCES				
FINISHES				
MATERIAL				
THIRD ANGLE PREDJECTION			DATE 3-16-75 DATE 4-17-75 DATE 6-17-75 DATE 5-23-75	
NEXT HIGHER ASSEMBLY:			SCALE 2 OF 2 SHEET 2 OF 2	
MK				

DVII-0-8 B  
 DVII-0-8 B

REV. 1  
 CHANGE NO. 001

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT ©1975, DIGITAL EQUIPMENT CORPORATION.

- NOTES:**
1. ON MT807EM7147ORM7808 MODULES J1 IS THE JACK NEAREST THE EDGE OF THE BOARD.
  2. ON H317C DISTRIBUTION PANEL (D-CS-5411153) J9 IS FAR LEFT JACK; J12 IS FAR RIGHT JACK.
  3. INSERT CABLES FLAT SIDE TOWARD YOU; RIBBED SIDE AGAINST CIRCUIT BOARD.



REV.	CHANGE NO.	CHK	BY	DATE
A	00004	J. McNamara	J. McNamara	2/11/76
B		R. Harrington	R. Harrington	2/20/76

FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DV11				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES				
TOLERANCES				
DECIMALS	ANGLES			
.xxx = .005	±0° 30'			
.xx = .02				
.x = .1				
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY Y				
MATERIAL	NEXT HIGHER ASSY.			
FINISH				
PARTS LIST		digital EQUIPMENT CORPORATION MAYNARD MASSACHUSETTS		
TITLE		INTERCONNECTION DV11		
B-DD-DV11-0		SIZE CODE	NUMBER	REV.
		CIC	DV11-0-9	B
SCALE		DIST.		
SHEET 1 OF 1				

DEC FORM NO. 100-8

4

3

2

MK

1


REV. B | C | B | B

"THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION"

DO NOT SCALE DRAWING

0-0-089010Z 10 2

NOTES:  
 1. # INDICATES POINT NO. ON ITEM#2 (POWER HARNESS).  
 2. ITEM#2 (POWER HARNESS) TO BE CONNECTED TO ITEM#1 (LOGIC ASSY) AS SHOWN USING SOLDER.



REP	AWT	REV	STATUS	A-WT-7010834-0	3
1	POWER HARNESS (DVII)			D-IA-7010835-0-0	2
1	WIRED ASS'Y			D-IA-7010655-0-0	1

DESCRIPTION		QTY	UNIT	ITEM NO.
AWT	POWER HARNESS (DVII)	1	ASSEMBLY	2
D-IA	WIRED ASS'Y	1	ASSEMBLY	1

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES

CLASS OF ACCURACY	CHECK QTY	MIN	MAX	MIN	MAX	MIN	MAX
ASSEMBLY	100%	0.001	0.005	0.002	0.005	0.005	0.010

QUANTITY & VARIATION: MICROINCHES PREFERRED

THIRD ANGLE PROJECTION

DATE: 11/17/75  
 CHK'D: [Signature]  
 ENG: [Signature]  
 PROJ: [Signature]  
 PROJ: [Signature]

FIRST USED ON: PDP11

TITLE: LOGIC ASS'Y (DVII)

DO NOT SCALE DIM

MATERIAL: ++  
 FINISH: ++

SCALE: 1/1

SHEET: 1 OF 1

SIZE CODE: D AD  
 NUMBER: 7010834-0-0  
 REV: 1



REV. CHANGE NO.  
 1  
 2

D AD 7010834-0-0

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

DO NOT SCALE DRAWING

NOTES:  
 1. WIREWRAP ONE END OF ITEM #5 TO PIN POSTS AND SOLDER THE OTHER END TO ITEM #4 WHICH IS MOUNTED UNDER THE SYSTEM UNIT MOUNTING SCREW.



A/R	COMPRESS-O-CARTON	9905016-4	9
REF	PACKAGING INSTRUCTIONS	3700090-0-0	8
I	DECAL LOGIC ASSY	7411881-01	7
REF	AWT REVISION STATUS	A-WT-7010655-0	6
A/R	WIRE #34 AWG SOLID	BL 9107488-00	5
I	TERMINAL LOCKING, SHAKEPROOF	9008150	4
REF	WIRE LIST	KAW-DVII-0-7	3
A/R	WIRE #30 AWG SOLID YEL	9105740-44	2
I	BACK PLANE ASSY	0-0-2007780	1

FIRST USED OR OPTION/MODEL		PARTS LIST	
QTY.	DESCRIPTION	PART NO.	ITEM NO.
<b>PDP 11</b>			
UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES			
DECIMALS	ANGLES		
.001 - .005	10° 30'		
.005 - .010	15° 30'		
REMOVE BURRS AND BREAK SHARP CORNERS TO SURFACE QUALITY 1		TITLE	
MATERIAL		NEXT HIGHER ASSY.	
FINISH		D-AD-7010834-0-0	
SCALE		DAD 7010655-0-0	
SHEET		REV. A	

REV. NO.	DATE	BY	CHKD.
1	11-22-74	J. MCNAMARA	
2	12-11-74	J. MCNAMARA	
3	1-17-75	J. MCNAMARA	
4	2-11-75	J. MCNAMARA	
5	3-11-75	J. MCNAMARA	
6	4-11-75	J. MCNAMARA	
7	5-11-75	J. MCNAMARA	
8	6-11-75	J. MCNAMARA	
9	7-11-75	J. MCNAMARA	
10	8-11-75	J. MCNAMARA	




DAD 7010655-0-0

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

DO NOT SCALE DRAWING

0-0-6120102710 2

- NOTES:**
1. INSERT EYELET (ITEM #5) FROM SIDE #2 OF ETCH BOARD.
  2. REWORK ITEM #1 (ETCH BOARD), IF REV C, BY USING CIRCUIT BOARD REWORK DRILL (HOLLOW DRILL .04 ID, .125 OD) AT PIN C11 ALL THE WAY THROUGH. THIS WORK TO BE DONE AFTER ITEM #1 HAS BEEN INSTALLED ON ITEMS #3 & #4. NO REWORK REQUIRED IF ITEM #1 IS REV D OR LATER.



DIA 7010719-0-0

REF	CIRCUIT SCHEMATIC	P-C-14420-0-1	7
15	SCR FIL HD POSH DR B-32 X .62	9006120-6	6
16	EYELET	9009605	5
3	72 PIN CONN. BLOCK	1211425-00	4
6	288 PIN BLOCK H663	1210258	3
1	LOGIC FRAME	1211439	2
1	ETCHED CIRCUIT BOARD	5011619	1

FIRST USED ON OPTION/MODEL		QTY.	DESCRIPTION	PART NO.	ITEM NO.
<b>PDP 11</b>					
UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES					
TOLERANCES					
DECIMALS	ANGLES				
.010 - .020	± 0.20				
.020 - .050					
.050 - .100					
.100 - .500					
.500 - 1.000					
REMOVE BURRS AND BREAK SHARP EDGES TO A FINISH QUALITY 1					
MATERIAL		NEXT HIGHER ASSY.			
FINISH		D-AD-7010635-00			
		SCALE 1/1		SHEET 1 OF 1	

<b>digital</b> EQUIPMENT CORPORATION	
TITLE <b>BACK PLANE ASSY</b>	
SIZE CODE <b>DIA</b>	NUMBER <b>7010719-0-0</b>
DIST	RF

REV	BY


REV NO. 1

8 7 6 5 4 3 2 1

THIS DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION.

WIRE TABLE								
STEM NO	DESCRIPTION		FROM		WITH	TO POINT	SIGNAL	WIRE LENGTHS
	AWG	COLOR	POINT	CONNECTION				
6	14	BLU	9	P1-13	3	1	-15V	10.0"
5	14	BLK	10	P1-8	3	8	GND	10.5"
4	14	RED	11	P1-1	3	5	+5V	9.0"
9	18	GRY	12	P1-2	3	6	+15V	9.5"
8	18	YEL	13	P2-4	3	3	ACLO	8.8"
7	18	VIO	14	P2-3	3	2	DCLO	8.5"
4	14	RED	15	P3-1	3	4	+5V	9.0"
5	14	BLK	16	P3-9	3	7	GND	9.5"

NOTES  
 1. INSULATION AT POINT 1 THRU 8 SHOULD BE STRIPPED BACK .18 INCHES AND WIRES SOLDER TINNED.



0 IN.    6 IN.    12 IN.

DO NOT REDUCE  
(FOR MFG PURPOSES ONLY)

QTY	DESCRIPTION	ENG. PART NO.	ITEM NO.
X	TIE WRAP	9007031	10
0	A/R WIRE, #18 AWG (GRY)	9107360-88	9
0	A/R WIRE, #18 AWG (YEL)	9107360-44	8
0	A/R WIRE, #18 AWG (VIO)	9107360-77	7
0	A/R WIRE, #18 AWG (BLU)	9107370-66	6
0	A/R WIRE, #18 AWG (BLK)	9107370-00	5
0	A/R WIRE, #18 AWG (RED)	9107370-22	4
8	PIN, MALE	1209378-01	3
1	HOUSING, CONN, 6 PIN	1209351-06	2
2	HOUSING, CONN, 12 PIN	1209351-15	1

QUANTITY & VARIATION		DESCRIPTION		ENG. PART NO.		ITEM NO.	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES							
ANGLES 45°	CLASS OF ACCURACY	NORMAL DIMENSION RANGES SERIES					
		FR. 0	FR. 1	FR. 2	FR. 3	FR. 4	FR. 5
SURFACE QUALITY	CHECK ONE	ASSEMBLY	1.000	1.000	1.000	1.000	1.000
		PREFERRED	1.002	1.000	1.000	1.000	1.000
THIRD ANGLE PROJECTION		DRN: <i>[Signature]</i> 1.20.75	FIRST USED ON		DVII		
REMOVE BURRS AND BREAK SHARP CORNERS		CHKD: <i>[Signature]</i> 1.21.75	TITLE		POWER HARNESS (DVII)		
DO NOT SCALE DIMS		PRD. R.W.B. 1.23.75	NEXT HIGHER ASSY.				
MATERIAL	D-AD-7010834-0-0	SIZE		CODE	NUMBER	REV.	
SEE PARTS LIST	SCALE	D		TA	7010835-0-0		
FINISH	SHEET 1	OF 1		DRY.			

D/A 7010835-C-0







THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION

**NOTES:**

4  
3  
2  
1



AA2, BA2, CA2, DA2, EA2, FA2  
 AC2, AT1, BC2, BT1, CC2, CT1, DC2, DT1, EC2, ET1, FC2, FT1



74155	8	16
74151	8	16
74153	8	16
74181	12	24
74150	12	24
74175	8	16
74174	8	16
8640	1	8
74157	8	16
8838	8	16
3341	8	16
IC TYPE	GND	+5V -12V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE

**IC PIN LOCATIONS**

REF	X-Y COORDINATE HOLE LOCATION	K-CO-M7836-0-4	1
REF	ASSY/DRILLING HOLE LAYOUT	D-AM-M7836-0-5	2
REF	MODULE ECO HISTORY	8-AM-M7836-0-6	3
1	ETCHED CIRCUIT BOARD	3810078	4
1	CAP 10 PF 100V 5% DM	1000000	5
1	CAP 100 PF 100V 5% DM	1000016	6
68	CI THRU C92, C95-C99, C101	1001810-01	7
7	C100, C102 THRU C107	1005306	8
4	D1-B4	1100114	9
2	R2, R18	1200295	10
1	R1	1300516	11
1	R15	1300432	12
12	R4, R14, R41	1300295	13
2	R3, R17	1301401	14
1	R10	1302405	15
4	E5, E85, E90, E97	1805547	16
1	E55	1810521	17
1	E78	1800571	18
1	E84	1800004	19
3	E14, 30, 65	1900688	20
1	E8	1900705	21
3	E7, 10, 12	1900712	22
4	E13, 50, 89, 93	1911459	23
4	E38, 49, 53, 54	1900937	24
5	E46, 52, 57, 70, 71	1900982	25
10	E33, 34, 39, 42, 43, 44, 47, 48, 56, 64	1810811	26
2	E79, 96	1810091	27
4	E51, 67, 72, 76	1810153	28
2	E91, 92	1818230	29
7	E4, 9, 19, 28, 82, 82, 31	1810851	30
13	E53, 59, 60, 61, 63, 66, 18, 23, 27, 41, 45, 55, 56	1810852	31
4	E71, 37, 40, 32	1810858	32
1	E35	1810656	33
4	E3, 15, 20, 25	1811117	34
1	E74	1910155	35
8	E24, 73, 81, 29, 83, 86, 88, 60	2111108	36
1	SW1	1211184-06	37
1	NER HANDLE ASSY	1210711-2	38
12	EYELET	8006732	39
11	R19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39	1301322	40
11	R20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40	1300309	41
1	COVER SWITCH 10 POS	1211284-06	42
14	E2, 6, 11, 16, 17, 21, 22, 26, 69, 74, 75, 77, 80, 87	1909936	43
W/R	WIRE #30 AWG INSULATED	2105740	44

FIRST USED ON OPTION MODEL DV11-AA

ETCH BOARD REV B

**digital EQUIPMENT CORPORATION**

TITLE **ALU AND TRANSFER BUS**

DATE 1/24/75


SCALE 1 OF 10

SIZE CODE NUMBER REV. DCS M7836-0-1 A

SEMICONDUCTOR CONVERSION CHART


DCS M7836-0-1 A

THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
DATE	CHANGE NO.	REV.

"THE DESIGN AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF BENTON ELECTRONIC CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER ELECTRONIC EQUIPMENT. COPYRIGHT © 1974 BENTON ELECTRONIC CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION. NO PART OF THIS DRAWING OR SPECIFICATIONS SHOULD BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM DIGITAL EQUIPMENT CORPORATION.




REV	CHG	NO	DATE


TITLE	ALU AND TRANSFER BUS (01-3)	DESIGN	DCS	NUMBER	M7836-0-1	REV.	A
SCALE		SHEET	4	OF 10			

DCSM7836-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.




THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION © 1974

REVISIONS		
CHK	CHANGE NO.	REV.

DCS M7836-0-1


THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL BE MADE IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.




THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1977 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
ONE	CHANGE NO.	REV.

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


TITLE		SIZE CODE	NUMBER	REV.
ALU AND TRANSFER BUS		D CS	M7836-0-1	A
SCALE	SHEET 9 OF 10	DST.		

D CS M7836-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

D  
C  
B  
A

D  
C  
B  
A



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS	SIZE CODE	D CS	NUMBER	M7836-0-1	REV.	A
SCALE	1:1	SHEET	10	OF	10	DIST.	



THE DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR LOANED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1978 - DIGITAL EQUIPMENT CORPORATION

DCS M7837-0-1

2	R1, R2, R11, R16, R21	RES 100R 1/4 W 5%	1301822	37
3	R2, R27, R22	RES 750R 1/4 W 5%	1301801	38
3	R3, R13, R20	RES 390R 1/4 W 5%	1300309	39
1	R7	RES 2.21K, 1/2W, 1% RH60	1312404	40
1	R35	RES 18K 1/4 W 5%	1302859	41
2	R6, R9	RES 2.79K 1/4 W 1% RH55	1309868	42
1	R26	RES 5.7K 1/4 W 5%	1300847	43
3	R4, R48, R49	RES 220R 1/4 W 5%	1300271	44
1	R16	RES 100R 1/4 W 5%	1300829	45
5	R1, R10, R41, R5, R8	RES 330R 1/4 W 5%	1300295	46
2	R27, R12	RES 6.8K 1/4 W 5%	1301423	47
2	R8, R38	RES 470R 1/4 W 5%	1300316	48
1	R10	RES 27K 1/4 W 5%	1302177	49
1	R21	RES 1.5K 1/4 W 5%	1300391	50
1		SWITCH RKT COVER, 5 POS	1211284-04	51
1	R19	SOCKET GRAY	1209838	52
1	R1	SWITCH SOCKET DIP	1211164-04	53
2	DL1, DL2	DELAY LINE BOARD	1605528-01	54
2	DL4, DL5	DELAY LINE BOARD	1609428	55
1	DL3	DELAY LINE BOARD	1609359	56
1		HANDLE HEX	1210711-02	57
12		EYELET	9006732	58
1	W1	JUMPER INSULATED	9009185	59
1	R21	IC DEC 74193	1740018	60
2	R55, R57	IC DEC 3341	2111129	61
1	C114	CAP, 68PF, 100V, 5%	1000014	62
2	E33, E46	IC DEC 7422	1311521	63
NR		WIRE, #30 AWG INSULATED	9105740	64
1	R47	RES 15K 1/4 W 5%	1300496	65


CAUTION:  
OFF SHEET PARTS LIST.  
SEE K-PL-M7837-0-2.

REVISIONS		
CHK	CHANGE NO.	REV

TITLE UNIBUS DATA AND NPR CONTROL  
SCALE — SHEET 2 OF 11  
D E S I G N E R  
REV. J  
DATE

DCS M7837-0-1



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION, AND SHALL NOT BE REPRODUCED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION

DCSM7837-0-1




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE UNIBUS DATA 5  
NPR CONTROL (02-2)  
DCSM7837-0-1  
NUMBER 1  
REV. J  
SCALE 1/8  
SHEET 4 OF 11  
DET. MK

DCSM7837-0-1

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

DCS M7837-0-1



REV.	CHANGE NO.	REV.

BR2 D2-3 BUF DATA 15 H  
 CF2 D2-3 BUF DATA 14 H  
 CE1 D2-3 BUF DATA 13 H  
 CB2 D2-3 BUF DATA 12 H  
 BR1 D2-3 BUF DATA 11 H  
 CD1 D2-3 BUF DATA 10 H  
 CF1 D2-3 BUF DATA 09 H  
 BS1 D2-3 BUF DATA 08 H

DCS M7837-0-1


TITLE UNIBUS DATA AND NPR CONTROL (62-3) SHEET 5 OF 11 DCS M7837-0-1

SCALE MK



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THEY ARE THE PROPRIETARY RIGHTS OF THIS COMPANY WITHOUT PERMISSION. COPYRIGHT © 1977 DIGITAL EQUIPMENT CORPORATION


1-0-282WSD 2



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	UNIBUS DATA & NPR CONTROL (D2-4)	SIZE	300K	NUMBER	1	REV.	J
SCALE	1/1	SHEET	6	OF	11	DATE	
MK							

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




DCS M7837-0-1 J

REVISIONS		
CHK	CHANGE NO.	REV.


MK

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
ONE	CHANGE NO.	REV.


THIS DRAWING AND INFORMATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REV.	CHG.	NO.	BY.


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER WITHOUT WRITTEN PERMISSION. DIGITAL EQUIPMENT CORPORATION © 1974

\* IN FOR 11/20 WITH KHIL OUT FOR ALL OTHERS.



REVISIONS		
CHK	CHANGE NO.	REV.

THE SCHEMATIC AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

**NOTES:**  
1. FOR USE WITH ASYNCHRONOUS LINE CARDS M7833 THIS BOARD MUST BE CS REV E OR LATER.


QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
1	E00	I.C. DEC 74S175	1810857	52
1		HANDLE ASSY.	1210711-2	53
12		EYELET, HANDLE	9008732	54
1	E4	PROM	23185A2	55
1	E11	PROM	23186A2	56
1	E17	PROM	23187A2	57
1	E24	PROM	23188A2	58
1	E30	PROM	23189A2	59
1	E38	PROM	23190A2	60
1	E43	PROM	23191A2	61
1	E55	PROM	23192A2	62
2	W1, W2	JUMPER, INSULATED	900818-9	63
1	W3	WIRE #30AWG INSULATED	910570Q	64
1	W56	RES 220, 1/4W, 5%	1300271	65
1	W57	INSULATED TUBING	9107256-09	66

REF	X-Y COORDINATE HOLE LOCATION	QTY	ITEM NO.	
REF	ASSY/DRILLING HOLE LAYOUT		2	
REF	MODULE ECD HISTORY		3	
1	ETCHED CIRCUIT BOARD	8010878	4	
1	C11	CAP 100PF 100V, 5% DM	1000008	5
2	C120, C123	CAP 100PF 100V, 5% DM	1000018	6
2	C122, C124	CAP 1000PF 100V, 5%	1000042	7
110	C1-C119	CAP .01UF 100V, 20%	1001810-01	8
6	C114-C119	CAP 68UF 35V 10% TANT	1005008	9
3	R24, 28, 30	RES. 330 OHM, 1/4W, 5%	1300295	10
2	R25, 28	RES. 470 OHM, 1/4W, 5%	1300318	11
37	R1-18, 27, 38-55, 58, 57,	RES. 1K, 1/4W, 5%	1300365	12
1	R34	RES. 3.3K, 1/4W, 5%	1300439	13
2	R23, 57	RES. 4.7K, 1/4W, 5%	1300447	14
3	R18, 20, 22	RES. 390 OHM, 1/4W, 5%	1300309	15
1	R28	RES. 15K, 1/4W, 5%	1300498	16
3	R17, 18, 21	RES. 180 OHM, 1/4W, 5%	1301322	17
1	R31	RES. 750 OHM, 1/4W, 5%	1301401	18
1	R35	RES. 5.6K, 1/4W, 5%	1301874	19
2	DL2, DL3	DELAY LINE 30NS	1605828-01	20
1	DL4	DELAY LINE 100NS	1605859	21
1	CR1	20MHZ OSCILLATOR 14 PIN DIP	1811880-00	22
1	CR2	5.08MHZ OSCILLATOR 14 PIN DIP	1811880-02	23
5	E50, 52, 23, 26	I.C. DEC 7474	1905547	24
2	E47, 78	I.C. DEC 7400	1905575	25
1	E2	I.C. DEC 7420	1905577	26
2	E97, 102	I.C. DEC 7430	1905578	27
4	E31, 37, 49, 58	I.C. DEC 7401	1905580	28
3	E45, 91, 1	I.C. DEC 7402	1909004	29
1	E105	I.C. DEC 7492	1908053	30
2	E100, 108	I.C. DEC 7493	1909054	31
2	E59, 96	I.C. DEC 7400	1909056	32
1	E95	I.C. DEC 74H11	1909267	33
2	E33, 53	I.C. DEC 8640	1911469	34
4	E84, 88, 89, 16	I.C. DEC 74S74	1910544	35
5	E5, 25, 64, 77, 75	I.C. DEC 7404	1909886	36
1	E21	I.C. DEC 7442	1910046	37
1	E27	I.C. DEC 8081	1909705	38
3	E30, 86	I.C. DEC 8015	1909713	39
5	E67, 85, 87, 72, 74	I.C. DEC 74193	1910018	40
1	E88	I.C. DEC 7437	1910091	41
2	E52, 71	I.C. DEC 74150	1910153	42
3	E92, 29, 34	I.C. DEC 7408	1910155	43
4	E8, 12, 98, 103	I.C. DEC 74121	1910230	44
1	E101	I.C. DEC 74161	1910450	45
10	E3, 14, 42, 44, 46, 48, 50, 54, 60, 62	I.C. DEC 74175	1910451	46
1	E73	I.C. DEC 74174	1910852	47
9	E19, 5, 51, 57, 63, 66, 69, 80, 107	I.C. DEC 74157	1910855	48
4	E75, 40, 41, 83	I.C. DEC 74155	1910858	49
18	E6, 7, 13, 18, 20, 26, 32, 38, E39, 78, 78, 81, 82, 87, 93, 94, E99, 104, 108	I.C. DEC 3108	1910810-02	50
1	E78	I.C. DEC 74H10	1909057	51



IC TYPE	QTY	LOCATIONS
B640	1	B
7493	10	S
7492	10	S
GND		
+5V		

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.



AA2, BA2, CA2, DA2, EA2, FA2  
AC2, AT1, BC2, BT1, CC2, CT1, DC2, DT1, EC2, ET1, FC2, FT1

REV	DATE	BY	CHK	REVISIONS
1	11-10-75	J. McNAMARA		INITIALS
2	11-10-75	J. McNAMARA		INITIALS
3	11-10-75	J. McNAMARA		INITIALS
4	11-10-75	J. McNAMARA		INITIALS
5	11-10-75	J. McNAMARA		INITIALS
6	11-10-75	J. McNAMARA		INITIALS
7	11-10-75	J. McNAMARA		INITIALS
8	11-10-75	J. McNAMARA		INITIALS
9	11-10-75	J. McNAMARA		INITIALS
10	11-10-75	J. McNAMARA		INITIALS
11	11-10-75	J. McNAMARA		INITIALS
12	11-10-75	J. McNAMARA		INITIALS
13	11-10-75	J. McNAMARA		INITIALS
14	11-10-75	J. McNAMARA		INITIALS
15	11-10-75	J. McNAMARA		INITIALS
16	11-10-75	J. McNAMARA		INITIALS
17	11-10-75	J. McNAMARA		INITIALS
18	11-10-75	J. McNAMARA		INITIALS
19	11-10-75	J. McNAMARA		INITIALS
20	11-10-75	J. McNAMARA		INITIALS
21	11-10-75	J. McNAMARA		INITIALS
22	11-10-75	J. McNAMARA		INITIALS
23	11-10-75	J. McNAMARA		INITIALS
24	11-10-75	J. McNAMARA		INITIALS
25	11-10-75	J. McNAMARA		INITIALS
26	11-10-75	J. McNAMARA		INITIALS
27	11-10-75	J. McNAMARA		INITIALS
28	11-10-75	J. McNAMARA		INITIALS
29	11-10-75	J. McNAMARA		INITIALS
30	11-10-75	J. McNAMARA		INITIALS
31	11-10-75	J. McNAMARA		INITIALS
32	11-10-75	J. McNAMARA		INITIALS
33	11-10-75	J. McNAMARA		INITIALS
34	11-10-75	J. McNAMARA		INITIALS
35	11-10-75	J. McNAMARA		INITIALS
36	11-10-75	J. McNAMARA		INITIALS
37	11-10-75	J. McNAMARA		INITIALS
38	11-10-75	J. McNAMARA		INITIALS
39	11-10-75	J. McNAMARA		INITIALS
40	11-10-75	J. McNAMARA		INITIALS
41	11-10-75	J. McNAMARA		INITIALS
42	11-10-75	J. McNAMARA		INITIALS
43	11-10-75	J. McNAMARA		INITIALS
44	11-10-75	J. McNAMARA		INITIALS
45	11-10-75	J. McNAMARA		INITIALS
46	11-10-75	J. McNAMARA		INITIALS
47	11-10-75	J. McNAMARA		INITIALS
48	11-10-75	J. McNAMARA		INITIALS
49	11-10-75	J. McNAMARA		INITIALS
50	11-10-75	J. McNAMARA		INITIALS
51	11-10-75	J. McNAMARA		INITIALS

FIRST USED ON OPTION MODEL DV11-AA

ETCH BOARD REV C

PARTS LIST

DATE 11-10-75

digital EQUIPMENT CORPORATION

TITLE ROM, RAM AND BRANCH

SIZE CODE NUMBER DCSM7838-0-1


SCALE NONE

SHEET 1 OF 12

SEMICONDUCTOR CONVERSION CHART

DEC NO. EIA NO. DEC NO. EIA NO.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	SIZE	CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-1)	D	CS	M7838-0-1	K
SCALE	SHEET	OF		
	2	12		

MK



THE DRAWING AND SPECIFICATIONS, WHICH ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTE PIN DV2 15 ASSIGNED PIN "1-2ALU+8" BUT IS NOT USED ON THIS BOARD




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-2)	DCSM7838-0-1	K	K

SCALE SHEET 3 OF 12 DIST.


MK

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE	DOOR	NUMBER	REV.
ROM, RAM & BRANCH (D3-4)	D	CS	M7838-0-1	K
SCALE	SHEET	OF	DIST.	
	5	12		

D CS M7838-0-1 K

THE DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ROM, RAM & BRANCH (D3-5)	SIZE CODE	D CS M 7838-0-1	NUMBER	K	REV.	K
SCALE	1:1	SHEET	6	OF	12	DIST.	

D CS M 7838-0-1-K


THE DESIGN AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

- D3-2 ROM DATA 02 H
- D3-2 ROM DATA 01 H
- D3-2 ROM DATA 00 H
- D3-6 NAR STATUS REPORTING REGISTER CLOCK L
- D3-6 RCR CLOCK L
- D3-6 NAR DATA REGISTER CLOCK L
- D3-6 NAR 0-3 CLOCK L
- D3-6 NAR ADDRESS REGISTER CLOCK L
- D3-6 B REGISTER CLOCK L
- D3-6 A REGISTER CLOCK L
- D3-6 TRANSMITTED DATA BUS CLOCK L


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

MK

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-8)	DCS	M7838-0-1	K
SCALE	SHEET	DIST.	
	9 OF 12		

DCS M7838-0-1 K

MK

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.



TITLE	ROM, RAM & BRANCH (D3-9)	SIZE CODE	D	NUMBER	DCSM7838-0-1	REV.	K
SCALE	SHEET 10 OF 12		DIST.				

DCSM7838-0-1 K



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

1-0-8882W500 2




REV.	CHG. NO.	REV.


TITLE: ROM, RAM & BRANCH (D3-10) D CSM 7838-0-1  
 SCALE: SHEET 11 OF 12  
 NUMBER: 11  
 REV. K

CSM 7838-0-1

"THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.



THIS DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF ANY OTHER PRODUCT WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.

**NOTES:**

IC TYPE	QTY	REF	LOCATIONS
DEC 74157	8	16	
DEC 74123	8	16	
DEC 74155	8	16	
DEC 74153	8	16	
DEC 74175	8	16	
PR1472B SAR	20	1	16
PT1482B SAT	21	1	16
DEC 148B	7	-	14 1
IC TYPE	GND	+5V	+V
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.			



CAUTION:  
OFF SHEET PARTS LIST  
SEE K-PL-M7839-0-0

REV	DESCRIPTION	DATE
1	ORIGINAL	11/15/72
2	CHANGE NO. 1	11/15/72
3	CHANGE NO. 2	11/15/72
4	CHANGE NO. 3	11/15/72
5	CHANGE NO. 4	11/15/72
6	CHANGE NO. 5	11/15/72
7	CHANGE NO. 6	11/15/72
8	CHANGE NO. 7	11/15/72
9	CHANGE NO. 8	11/15/72
10	CHANGE NO. 9	11/15/72
11	CHANGE NO. 10	11/15/72
12	CHANGE NO. 11	11/15/72
13	CHANGE NO. 12	11/15/72
14	CHANGE NO. 13	11/15/72
15	CHANGE NO. 14	11/15/72
16	CHANGE NO. 15	11/15/72
17	CHANGE NO. 16	11/15/72
18	CHANGE NO. 17	11/15/72
19	CHANGE NO. 18	11/15/72
20	CHANGE NO. 19	11/15/72
21	CHANGE NO. 20	11/15/72
22	CHANGE NO. 21	11/15/72
23	CHANGE NO. 22	11/15/72
24	CHANGE NO. 23	11/15/72
25	CHANGE NO. 24	11/15/72
26	CHANGE NO. 25	11/15/72
27	CHANGE NO. 26	11/15/72
28	CHANGE NO. 27	11/15/72
29	CHANGE NO. 28	11/15/72
30	CHANGE NO. 29	11/15/72
31	CHANGE NO. 30	11/15/72
32	CHANGE NO. 31	11/15/72
33	CHANGE NO. 32	11/15/72
34	CHANGE NO. 33	11/15/72
35	CHANGE NO. 34	11/15/72
36	CHANGE NO. 35	11/15/72
37	CHANGE NO. 36	11/15/72
38	CHANGE NO. 37	11/15/72
39	CHANGE NO. 38	11/15/72
40	CHANGE NO. 39	11/15/72
41	CHANGE NO. 40	11/15/72
42	CHANGE NO. 41	11/15/72
43	CHANGE NO. 42	11/15/72
44	CHANGE NO. 43	11/15/72
45	CHANGE NO. 44	11/15/72
46	CHANGE NO. 45	11/15/72
47	CHANGE NO. 46	11/15/72
48	CHANGE NO. 47	11/15/72
49	CHANGE NO. 48	11/15/72
50	CHANGE NO. 49	11/15/72

QTY	REF DESIGNATION	DESCRIPTION	PART NO	ITEM NO
1	E1	ETCHED CIRCUIT BOARD	5010000	4
1	C80	CAP 88 PF, 100V, 95	1000014	5
12	C81-82	CAP 410 PF, 100V, 95	1000024	6
1	C87	CAP 1000PF, 100V, 95	1000047	7
83	C83, 84, 85, C177, 88, 78, 80	CAP .01 UF, 100V DISC	100140-01	8
7	C88, 100-C105	CAP 6.8 UF, 35V, 105	1000306	9
1	D4	DIODE 1N752A	102000	10
4	D1, 2, 3, 5	DIODE D872	1105275	11
3	D6, 7, 8	DIODE 1N4004	1103790	12
1	J1	CONN, 40 PIN	1208641	13
4	S81, S82, S83, S84	DIPSWITCH 8-POS	121184-04	14
4		DIPSWITCH COVER 8-POS	1211284-04	15
1	R57	RES. 220, 1/4W, 95	1300271	16
1	R7	RES. 330, 1/4W, 95	1300245	17
1	R50	RES. 470, 1/2W, 95	1300315	18
11	R5, 6, 30, 30-44, 26, 27	RES. 1K, 1/4W, 95	1300369	19
35	R8-THRU 25, 29, 29, 31 THRU 34, 45 THRU 50	RES. 10K, 1/4W, 95	1300478	20
4	R1 THRU R4	RES. 10, 1/4W, 95	1301317	21
1	R8	RES. 750, 1/4W, 95	1301401	22
4	R35 THRU 38	RES. 7.5K, 1/4W, 95	1301422	23
1	Q1	TRANSISTOR 2N904	1501742	24
1	Q2	TRANSISTOR 2N340	1503408	25
4	E21, 33, 17, 23	DEC I.C. 400	1805575	26
3	E64, 8, 9	DEC I.C. 7450	1805580	27
3	E1, 12, 3	DEC I.C. 7402	1808004	28
3	E38, 25, 34	DEC I.C. 7411	1809287	29
10	E89, 65, 43, 32, 28, 51, 50, 60, 27, 30	DEC I.C. 7474	1809547	30
3	E41, 54, 10	DEC I.C. 7404	1809606	31
4	E70, 71, 74, 67	DEC I.C. 8001	1809705	32
1	E2	DEC I.C. 8242	1809712	33
3	E61, 78, 30	DEC I.C. 7417	1809829	34
2	E52, 58	DEC I.C. 74157	1810855	35
8	E18, E36, 44, 48, 42, 82, 45, 49, 22	DEC I.C. 74153	1809837	36
1	E83	DEC I.C. 7437	1810081	37
5	E18, 35, 29, 31, 13	DEC I.C. 7400	1810155	38
2	E26, 6	DEC I.C. 1480	1810322	39
3	E5, 16, 11	DEC I.C. 1480	1810323	40
5	E14, 19, 20, 24, 75	DEC I.C. 74123	1810436	41
1	E7	DEC I.C. 74175	1810601	42
4	E47, 57, 53, 72	DEC I.C. 74155	1810654	43
2	E15	DEC I.C. 7432	1811521	44
4	E56, 37, 46, 40	DEC I.C. PR1472B SAR	2111556	45
4	E68, 73, 59, 55	DEC I.C. PT1482B SAT	2111557-01	46
1		TRAN COVER	9008351-0	47
1		HANDLE ASSY	1210711-2	48
1		EYELET	9008732	49
4/R		WIRE # 30 AWG GREEN	9105740-55	50

DEC NO	EIA NO	DEC NO	EIA NO
6672	IN3653	2904	2N1152
66340	NONE		

SEMICONDUCTOR CONVERSION CHART

DATE: 11/15/72  
 TITLE: SYNC MUX LINE CARD  
 SIZE CODE: DCS M7839-0-1  
 SHEET 1 OF 9

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF BELL TELEPHONE CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1974 BELL TELEPHONE CORPORATION

- NOTES:**
- SWITCHES ARE MOUNTED FOR 'OFF' TO THE LEFT AND 'ON' TO THE RIGHT
  - FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS
  - PIN ERL IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA SR H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
  - PIN BM1 IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

**BERG PINNING CHART**



J1	SIGNAL
A	GROUND
B	DCE SCR 00
C	GROUND
D	DCE SCR 01
E	GROUND
F	DCE SCR 02
H	GROUND
J	DCE SCR 03
K	GROUND
L	EIA RCV DATA 00
M	GROUND
N	EIA RCV DATA 01
P	GROUND
R	EIA XMIT DATA 00
S	GROUND
T	EIA XMIT DATA 01
U	GROUND
V	DTE SCTE 00
W	GROUND
X	DTE SCTE 01
Y	DTE SCTE 02
Z	GROUND
AA	DTE SCTE 03
BB	GROUND
CC	EIA XMIT DATA 02
DD	GROUND
EE	EIA XMIT DATA 03
FF	GROUND
HH	EIA RCV DATA 02
JJ	GROUND
KK	EIA RCV DATA 03
LL	GROUND
MM	DCE SCT 03
NN	GROUND
PP	DCE SCT 02
RR	GROUND
SS	DCE SCT 01
TT	GROUND
UU	DCE SCT 00
VV	GROUND

**PARAMETER SWITCH SETTINGS**

FUNCTION	SWITCH NAME	SW PKG	SW NO	PARAMETER / SETTING			
				1200 BAUD	2400 BAUD	4800 BAUD	9600 BAUD
INTERNAL BAUD RATE	SELECT B SELECT A	S2	3 4	ON ON	ON OFF	OFF ON	OFF OFF
FULL / HALF DUPLEX	HD3 HD2 HD1 HD0	S2	5 6 7 8	FULL DUPLEX		HALF DUPLEX	
				ON ON ON ON	OFF OFF OFF OFF		
PARITY	PI EPE	S1	1 2	NO PARITY	ODD PARITY	EVEN PARITY	
				OFF OFF	ON ON	ON ON	
CHARACTER LENGTH	WLS1 WLS2	S1	3 4	5 BITS / CHAR	7 BITS / CHAR	8 BITS / CHAR	9 BITS / CHAR
				OFF OFF	ON OFF	ON ON	ON ON
SYNC REQUIREMENT	1 SYNC 00 1 SYNC 01 1 SYNC 02 1 SYNC 03	S1	5 6 7 8	1 SYNC REQUIREMENT		2 SYNC REQUIREMENT	
				OFF OFF OFF OFF	ON ON ON ON		
SYNC SELECT				ONE	ZERO		
LCR10=0	SYNCA	S4	1	OFF	ON		
LCR10=1	SYNCB	S3	1	OFF	ON		

**PARAMETER SELECTION**

FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	GROUND
	MS2	NO CONNECTION
RECEIVER MODE SEL	RM51	NO CONNECTION
	RM52	NO CONNECTION
	RM53	NO CONNECTION




D3-5 230.4 KB H BM1  
(SEE NOTE 4)

(CHARTS, SWITCHES AND SYNC SELECTOR)

**REVISIONS**

CHK	CHANGE NO.	REV.

THE SYMBOLS AND CONNECTIONS SHOWN ON THIS SHEET ARE TO BE USED IN CONNECTION WITH THE SCHEMATIC DRAWING OF THE SYSTEM UNIT. THE SYMBOLS ARE DEFINED IN THE SCHEMATIC SYMBOLS AND CONNECTIONS SHEET.



(CARD SELECTION, INIT AND TRAN DATA)

REV.	CHG.	CHANGE NO.	REV.	TITLE	SYMBOL	REVISION	REV.
				SYNC MUX LINE CARD (D4-2)			
				DCS M7839-0-1			
				SHEET 3 OF 9			

DCS M7839-0-1


THE ABOVE AND PRECEDING PAGES ARE THE PROPERTY OF BELL SYSTEM TELEPHONE COMPANY AND ARE TO BE KEPT IN STRICTLY CONFIDENTIAL MANNER. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

NOTE: 1) A JUMPER WIRE MAY BE SOLDERED ACROSS THE RESISTOR IF THE CUSTOMER SO REQUESTS. HOWEVER, ALL M7839 MODULES WILL BE SHIPPED WITH THE RESISTOR NOT JUMPED TO INSURE PROPER OPERATION WITH BELL SYSTEM 201A AND 201B MODEMS.

BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

U3-E 9600 BAUD  
 U3-S 4800 BAUD  
 U3-C 2400 BAUD  
 U3-E 1200 BAUD

R31 10K  
 R32 10K  
 +5V  
 D4-1 SELECT B  
 D4-1 SELECT A



(CLOCK SOURCE AND SELECTION)

TITLE	SYNC MUX LINE CARD (D4-3)	SIZE CODE	DCS	NUMBER	M7839-0-1	REV.	F
SCALE	1:1	SHEET	4	OF	9	DIST.	


REVISIONS		
ONE	CHANGE NO.	REV.

DCS M7839-0-1

MK

THIS SCHEMATIC AND IDENTIFICATION LEVEL ARE THE PROPERTY OF THE UNITED STATES GOVERNMENT AND ARE LOANED TO YOU BY THE NATIONAL BUREAU OF STANDARDS. IT IS TO BE USED ONLY FOR THE PURPOSES FOR WHICH IT IS LOANED AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

DCSM 7839-0-1



REV	DATE	BY


(MODE SELECTION, TRANSMITTERS 00 AND 01).

TITLE	NUMBER	REV.
SYNC MUX LINE CARD (D4-4)	DCSM 7839-0-1	F
SCALE	SHEET 5 OF 9	DATE

DCSM 7839-0-1

8 7 6 5 4 3 2 1 MK


THE SYMBOLS AND NOTATIONS HEREIN ARE THE PROPERTY OF THE U.S. GOVERNMENT AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM THE U.S. GOVERNMENT PRINTING OFFICE.



CHK	CHANGE NO.	REV.



THIS DRAWING AND SPECIFICATIONS SHALL BE THE PROPERTY OF THE UNITED STATES GOVERNMENT AND SHALL BE LOANED TO YOU BY THE GOVERNMENT. IT IS TO BE USED ONLY FOR THE PURPOSES AUTHORIZED BY THE GOVERNMENT. IT IS TO BE RETURNED TO THE GOVERNMENT AT THE END OF THE LOAN PERIOD. IT IS TO BE DESTROYED BY YOU AT THE END OF THE LOAN PERIOD.




REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 00 AND 01, RESYNC)

TITLE	SYNCH MUX LINE CARD (D4-6)	DCS M7839-0-1	REV.	F
SCALE				
SHEET	7 OF 9			

DCS M7839-2-1


THE CIRCUIT AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF THE UNITED STATES GOVERNMENT AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM THE DIRECTOR, NATIONAL BUREAU OF STANDARDS, U.S. GOVERNMENT PRINTING OFFICE: 1975 O-280-000



REVISIONS		
OK	CHANGE NO.	REV.

(RECEIVERS 02 AND 03, RESYNC)		TITLE	NUMBER	REV.
		SYNC MUX LINE CARD (1A-7)	DCS M7839-0-1	F
SCALE	SHEET 8 OF 9			

"THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1978 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		(REV. DATA MUX'S AND TMRK DECODER)	
SYNC MUX LINE CARD (0+0)		SIZE CODE	NUMBER
SCALE		SHEET 9 OF 9	DIST.
		DCS M7839-0-1	REV. F

MK


THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

BERG PINNING CHART


J1	SIGNAL
A	GROUND
B	DCE SCR 00
C	GROUND
D	DCE SCR 01
E	GROUND
F	DCE SCR 02
H	GROUND
J	DCE SCR 03
K	GROUND
L	EIA RCV DATA 00
M	GROUND
N	EIA RCV DATA 01
P	GROUND
R	EIA XMIT DATA 00
S	GROUND
T	EIA XMIT DATA 01
V	GROUND
V	DTE SCTE 00
W	GROUND
X	DTE SCTE 01
Y	DTE SCTE 02
Z	GROUND
AA	DTE SCTE 03
BB	GROUND
CC	EIA XMIT DATA 02
DD	GROUND
EE	EIA XMIT DATA 03
FF	GROUND
HH	EIA RCV DATA 02
JJ	GROUND
KK	EIA RCV DATA 03
LL	GROUND
MM	DCE SCT 03
NN	GROUND
PP	DCE SCT 02
RR	GROUND
SS	DCE SCT 01
TT	GROUND
UU	DCE SCT 00
VV	GROUND

PARAMETER SWITCH SETTINGS					
FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING	
INTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD	ON
	SELECT A	S2	4	2400 BAUD	ON
FULL/HALF DUPLEX	HD 03	S2	5	4800 BAUD	OFF
	HD 02	S2	6	9600 BAUD	OFF
	HD 01	S2	7	FULL DUPLEX	ON
	HD 00	S2	8	HALF DUPLEX	ON
PARITY	PI	S1	1	NO PARITY	OFF
	EPE	S1	2	ODD PARITY	ON
				EVEN PARITY	ON
CHARACTER LENGTH	WLS1	S1	3	7 BITS/CHAR	OFF
	WLS2	S1	4	8 BITS/CHAR	ON
				9 BITS/CHAR	ON
				10 BITS/CHAR	ON
SYNC REQUIREMENT	1 SYNC 00	S1	5	1 SYNC REQUIREMENT	OFF
	1 SYNC 01	S1	6	2 SYNC REQUIREMENT	ON
	1 SYNC 02	S1	7		ON
	1 SYNC 03	S1	8		ON
SYNC SELECT				ONE	OFF
				ZERO	ON
LCR10=0	SYNCA	S4	1		OFF
					ON
LCR10=1	SYNCA	S4	1		OFF
					ON

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	C91	1X BIT RATE
	C92	GROUND
TRANSMITTER MODE SEL	M91	SYNCHRONOUS
	M92	GROUND
RECEIVER MODE SEL	RM91	NO CONNECTION
	RM92	SYNCHRONOUS
	RM93	NO CONNECTION
	RM94	NO CONNECTION
	RM95	NO CONNECTION




NOTES:  
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.  
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S5-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.  
 3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL. TRAN DATA 00 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.  
 4. PIN BM1 IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.



D3-5 230.4 KB H BM1  
(SEE NOTE 4)

REVISIONS		
CHR	CHANGE NO.	REV.
1	0111-00006	A
2	20	17
J. KANAMURA		

(CHARTS SWITCHES AND SYNC SELECTOR)			
DRN	CHKD	FIRST USED ON	TITLE
11/10/74	11/10/74	DV11	SYNC MUX LINE CARD
ENG.			LINE 00-03
PROJ. ENG.			(D4-1)
PROD. DES.			
NEXT HIGHER ASSY.			
SCALE		SIZE CODE	NUMBER
		D BS DV11-0-10	A
SHEET 1	OF 8	DIST.	




REVISIONS		
CHK	CHANGE NO	REV.

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

NOTE 1) A JUMPER WIRE MAY BE SOLDERED ACROSS THE RESISTOR IF THE CUSTOMER SO REQUESTS. HOWEVER, ALL M7839 MODULES WILL BE SHIPPED WITH THE RESISTOR NOT JUMPERED TO INSURE PROPER OPERATION WITH BELL SYSTEM 201A AND 201B MODEMS.

D3-5 9600 BAUD	FF2 3	D6	E6B
D3-5 4800 BAUD	FE2 4	C6	
D3-5 2400 BAUD	FD2 5	B6	
D3-5 1200 BAUD	FD1 6	A6	


BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833



(CLOCK SOURCE AND SELECTION)

TITLE	SYNC MUX LINE CARD	SIZE	8000	NUMBER		REV.	A
LINES	00-03	(04-3)	D BS	DVII-0-10			
SCALE		SHEET 3	OF 8	DIST.			

REV.	CHANGE NO.	REV.
1		




REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 00 AND 01)		TITLE	SIZE CODE	NUMBER	REV.
		SYNC MUX LINE CARD	DRS	DV11-0-10	A
		LINES 00-03			
		SCALE	SHEET 4	OF 8	

DRES DV11-0-10


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS			TITLE SYNC MUX LINE CARD		SIZE	NUMBER	REV.
CHK	CHANGE NO.	REV.	LINES 00-03 (04-3)		D BS	DVII-0-10	A




THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.




REVISIONS			TITLE SYNC MUX LINE CARD		PART CODE		NUMBER		REV.	
CHK	CHANGE NO.	REV.	LINES 00-03		D B S		DV11-0-10		A	

THIS DRAWING AND SPECIFICATIONS HERIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REV. LOG			TITLE SYNC MUX LINE CARD			SIZE CODE			NUMBER			REV.		
CHK	CHANGE NO.	REV.	LINES 00-03			D BS			DV11-0-10			A		
			(RECEIVERS 02 AND 03, RESYNC)											
			SCALE			SHEET 7 OF 8			DWT.					

THE SCHEMATIC AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS OR SYSTEMS WITHOUT PERMISSION. COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(REC'D DATA MUX S AND TMARK DECODER)			
TITLE	SIZE	NUMBER	REV.
SYNC MUX LINE CARD	D BS	DVII-0-10	A
LINES 00-03	(04-B)		
SCALE	SHEET 8 OF 8	DIST.	


THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.

### BERG PINNING CHART

J1	SIGNAL
A	GROUND
B	DCE SCR 04
C	GROUND
D	DCE SCR 05
E	GROUND
F	DCE SCR 06
H	GROUND
J	DCE SCR 07
K	GROUND
L	EIA RCV DATA 04
M	GROUND
N	EIA RCV DATA 05
P	GROUND
R	EIA XMIT DATA 04
S	GROUND
T	EIA XMIT DATA 05
U	GROUND
V	DTE SCTE 04
W	GROUND
X	DTE SCTE 05
Y	DTE SCTE 06
Z	GROUND
AA	DTE SCTE 07
BB	GROUND
CC	EIA XMIT DATA 06
DD	GROUND
EE	EIA XMIT DATA 07
FF	GROUND
HH	EIA RCV DATA 06
JJ	GROUND
KK	EIA RCV DATA 07
LL	GROUND
MM	DCE SCT 07
NN	GROUND
PP	DCE SCT 06
RR	GROUND
SS	DCE SCT 05
TT	GROUND
UU	DCE SCT 04
VV	GROUND


PARAMETER SWITCH SETTINGS					
FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING	
INTERNAL BAUD RATE	SELECT B SELECT A	S2	S2	1200 BAUD	ON
				2400 BAUD	ON
				4800 BAUD	OFF
				9600 BAUD	OFF
FULL/HALF DUPLEX	HD 07 HD 06 HD 05 HD 04	S2	S2	FULL DUPLEX	ON
				OFF	ON
				OFF	ON
				OFF	ON
PARITY	EPE S1	S1	S1	NO PARITY	OFF
				ODD PARITY	ON
				OFF	ON
				EVEN PARITY	ON
CHARACTER LENGTH	WLS1 WLS2	S1	S1	8 BITS/CHAR	OFF
				7 BITS/CHAR	ON
				6 BITS/CHAR	ON
				5 BITS/CHAR	ON
SYNC REQUIREMENT	1 SYNC 04 1 SYNC 05 1 SYNC 06 1 SYNC 07	S1	S1	1 SYNC REQUIREMENT	OFF
				2 SYNC REQUIREMENT	ON
				OFF	ON
				OFF	ON
SYNC SELECT				ONE	ZERO
LCR10=0	SYNCA	S4	8	OFF	ON
LCR10=1	SYNCB	S3	8	OFF	ON

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	C01	1X BIT RATE
	C02	GROUND
TRANSMITTER MODE SEL	M01	GROUND
	M02	NO CONNECTION
RECEIVER MODE SEL	RMS1	NO CONNECTION
	RM02	NO CONNECTION
	RM03	NO CONNECTION



### NOTES:

- SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT
- FOR SYNC A OR SYNC B SELECTION 04-1 AND 05-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS
- PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
- PIN BM1 IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.




D3-5 230.4 KB H BM1  
(SEE NOTE 4)

REVISIONS			
CHK	CHANGE NO.	REV.	DATE
DC	DVII-00006	A	

CHARTS SWITCHES AND SYNC SELECTOR			
DESIGNED BY	DATE	FIRST USED ON	
ENG.		DVII	
PROJ. ENG.			
PROD. R.	4-17-75		
NEXT HIGHER ASSY.		(D4-1)	
B-D0-DVII-0		SIZE CODE	NUMBER
SCALE		D BS	DVII-0-11
SHEET 1 OF 8		REV.	A

REVISIONS			
CHK	CHANGE NO.	REV.	DATE
DC	DVII-00006	A	



REVISIONS		
CHK	CHANGE NO.	REV.



TITLE SYNC MUX LINE CARD		SIZE CODE	NUMBER	REV.
LINES 04-07		D BS	DVII-0-11	A
SCALE	SHEET 2 OF 8	DWT.		

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

NOTE 1) A JUMPER WIRE MAY BE SOLDERED ACROSS THE RESISTOR IF THE CUSTOMER SO REQUESTS. HOWEVER, ALL M7839 MODULES WILL BE SHIPPED WITH THE RESISTOR NOT JUMPERED TO INSURE PROPER OPERATION WITH BELL SYSTEM 201A AND 201B MODEMS.

BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

- D3-5 9600 BAUD FF2 3
- D3-5 4800 BAUD FE2 4
- D3-5 2400 BAUD FD2 5
- D3-5 1200 BAUD FD1 6




(CLOCK SOURCE AND SELECTION)

TITLE SYNC MUX LINE CARD (D4-3)  
 NUMBER D BS DVII-0-11  
 REV. A

REV. NO.	CHANGE NO.	REV.

THE DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS A BASIS FOR THE MANUFACTURE OR SALE OF ITEMS VENDORING QUALITY FOR HUMANOID. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION






REV.	CHG.	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 04 AND 05)		TITLE	SIZE CODE	NUMBER	REV.
		SYNC MIX LINE CARD	D 8 S	DVII-0-11	A
		LINES 04 - 07			
SCALE	SHEET	OF	DIST.		
1"	4	8			

D 8 S DVII-0-11

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF SPITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 SPITAL EQUIPMENT CORPORATION




(TRANSMITTERS 06 AND 07)

TITLE SYNC MUX LINE CARD		SIZE CODE	NAME	REV.
LINES 04-07		D BS	DV11-0-11	A
SCALE	SHEET 5 OF 8	DIST.		




THESE DRAWINGS AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THEY ARE FOR THE CONFIDENTIAL USE OF THE CUSTOMER. DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS Q4 AND Q5, RESYNC)  
 TITLE SYNC MUX LINE CARD  
 LINES 04-07 (D4-6)  
 SCALE \_\_\_\_\_ SHEET 6 OF 8  
 D BS DVII-0-11  
 REV. A


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE SYNC MUX LINE CARD		SIZE D	NUMBER DVII-0-11	REV. A
LINES 04-07				
SCALE	SHEET 7 OF 8	DIST.		

\*THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF BUSH BROS. COMPANY AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS EQUIPMENT WITHOUT THE WRITTEN PERMISSION OF BUSH BROS. COMPANY.



REVISIONS		
CHK	CHANGE NO.	REV.



THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF THE UNITED STATES GOVERNMENT AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS EQUIPMENT WITHOUT PERMISSION.

**NOTES:**  
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.  
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.  
 3. PIN ERI IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.  
 4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4 KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

BERG PINNING CHART	
J1	SIGNAL
A	GROUND
B	DCE SCR 08
C	GROUND
D	DCE SCR 09
E	GROUND
F	DCE SCR 10
H	GROUND
J	DCE SCR 11
K	GROUND
L	EIA RCY DATA 08
M	GROUND
N	EIA RCY DATA 09
P	GROUND
R	EIA XMIT DATA 08
S	GROUND
T	EIA XMIT DATA 09
U	GROUND
V	DTE SCTE 08
W	GROUND
X	DTE SCTE 09
Y	DTE SCTE 10
Z	GROUND
AA	DTE SCTE 11
BB	GROUND
CC	EIA XMIT DATA 10
DD	GROUND
EE	EIA XMIT DATA 11
FF	GROUND
HH	EIA RCY DATA 10
JJ	GROUND
KK	EIA RCY DATA 11
LL	GROUND
MM	DCE SCT 11
NN	GROUND
PP	DCE SCT 10
RR	GROUND
SS	DCE SCT 09
TT	GROUND
UU	DCE SCT 08
VV	GROUND

PARAMETER SWITCH SETTINGS							
FUNCTION	SWITCH NAME	SW. PACK	SW. NO.	PARAMETER / SETTING			
				1200 BAUD	2400 BAUD	4800 BAUD	9600 BAUD
INTERNAL BAUD RATE	SELECT B	S2	3	ON	ON	OFF	OFF
	SELECT A	S2	4	ON	OFF	ON	OFF
FULL / HALF DUPLEX	HD 11	S2	5	ON	ON	OFF	OFF
	HD 10	S2	6	ON	ON	OFF	OFF
	HD 09	S2	7	ON	ON	OFF	OFF
	HD 08	S2	8	ON	ON	OFF	OFF
PARITY	PI	S1	1	NO PARITY	ODD PARITY	EVEN PARITY	
	EPE	S1	2	OFF	ON	ON	
				OFF	ON	ON	
CHARACTER LENGTH	WLS1	S1	3	8 BITS / CHAR	7 BITS / CHAR	6 BITS / CHAR	5 BITS / CHAR
	WLS2	S1	4	OFF	OFF	ON	ON
				OFF	OFF	ON	ON
				OFF	OFF	ON	ON
SYNC REQUIREMENT	1 SYNC 08	S1	5	OFF	ON	ON	ON
	1 SYNC 09	S1	6	OFF	ON	ON	ON
	1 SYNC 10	S1	7	OFF	ON	ON	ON
	1 SYNC 11	S1	8	OFF	ON	ON	ON
SYNC SELECT				ONE	TWO		
LCR10=0	SYNCA	S4	1	OFF	ON		
LCR10=1	SYNCB	S3	1	OFF	ON		

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	GROUND
	MS2	NO CONNECTION
RECEIVER MODE SEL	RM1	NO CONNECTION
	RM2	NO CONNECTION
	RM3	NO CONNECTION



D3-5 230.4 KB H BMI  
(SEE NOTE 4)

(CHARTS, SWITCHES AND SYNC SELECTOR)

DRG. NO. 21-0-11AD	FIRST USED ON DV11
ENG. [Signature]	TITLE SYNC MUX LINE CARD LINES 08-11
PROJ. ENG. [Signature]	SCALE 1:1
PROD. R. [Signature]	NUMBER 134-1
NEXT HIGHER ASSY.	REV. A
B-00-DV11-0	SIZE CODE D
SCALE 1:1	NUMBER DV11-0-12
SHEET 1 OF 8	DRY.



REVISIONS		
CHK	CHANGE NO.	REV.
J	DV11-00006	A
A	Checked	20 Feb 77
J	McNAMARA	



THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF BELL SYSTEM CORPORATION AND SHALL NOT BE REPRODUCED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1970 BELL SYSTEM CORPORATION

NOTE 1) A JUMPER WIRE MAY BE SOLDERED ACROSS THE RESISTOR IF THE CUSTOMER SO REQUESTS. HOWEVER, ALL M7839 MODULES WILL BE SHIPPED WITH THE RESISTOR NOT JUMPED TO INSURE PROPER OPERATION WITH BELL SYSTEM 201A AND 201B MODEMS.


BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833



(CLOCK SOURCE AND SELECTION)  
 TITLE SYNC MUX LINE CARD  
 LINES 08-11  
 (04-3) D BS DV11-0-12  
 SCALE SHEET 3 OF 8 DWT.

REV.	CHG.	DATE

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF BELL TELEPHONE CORPORATION. NO PARTS MAY BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THEY ARE THE PROPERTY OF BELL TELEPHONE CORPORATION. © 1974 BELL TELEPHONE CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 08 AND 09)		TITLE	SIZE	NUMBER	REV.
		SYNC MUX LINE CARD	D8S	DV11-0-12	A
		SCALE	SHEET 4 OF 8	DATE	

D8S LV11 0-12


THE DESIGN AND INDICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS GRANTED BY DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 10 AND 11)		TITLE	SIZE CODE	NUMBER	REV.
		SYNC MUX LINE CARD	D BS	DV11-0-12	A
		LINES 08-11 (04-5)			
SCALE	SHEET	OF	DWT.		
	5	8			






REVISED		
CHK	CHANGE NO.	REV.


(RECEIVERS 08 AND 09, RESYNC)		TITLE SYNC MUX LINE CARD		SIZE CODE	NUMBER	REV.
LINES 08 12		(104-6)		D BS	DVII-0-12	A
SCALE		SHEET 6 OF 8		DWT		

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS			TITLE SYNC MUX LINE CARD		RECEIVERS 0 AND 1 RESYNC	
CHK	CHANGE NO.	REV.	TITLE SYNC MUX LINE CARD		SIZE CODE	NUMBER
			LINES 08-11 (D4-7)		DBS	DVII-0-12
			SCALE		SHEET 7 OF 8	REV. A

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



REVISIONS			TITLE SYNC MUX LINE CARD				NUMBER		REV.
CHK	CHANGE NO.	REV.	LINES 08-11		(04-8)	D BS	DVII-0-12	A	
			SCALE	SHEET 8	OF 8	DET.			

(REC'D DATA MUX S AND T MARK DECODER)

THE BRANDS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS PRODUCT WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

### BERGPINNING CHART


J1	SIGNAL
A	GROUND
B	DCE SCR 12
C	GROUND
D	DCE SCR 13
E	GROUND
F	DCE SCR 14
H	GROUND
J	DCE SCR 15
K	GROUND
L	EIA RCV DATA 12
M	GROUND
N	EIA RCV DATA 13
P	GROUND
R	EIA XMIT DATA 12
S	GROUND
T	EIA XMIT DATA 13
U	GROUND
Y	DTE SCTE 12
W	GROUND
X	DTE SCTE 13
Y	DTE SCTE 14
Z	GROUND
AA	DTE SCTE 15
BB	GROUND
CC	EIA XMIT DATA 14
DD	GROUND
EE	EIA XMIT DATA 15
FF	GROUND
HH	EIA RCV DATA 14
JJ	GROUND
KK	EIA RCV DATA 15
LL	GROUND
MM	DCE SCT 15
NN	GROUND
PP	DCE SCT 14
RR	GROUND
SS	DCE SCT 13
TT	GROUND
UU	DCE SCT 12
VV	GROUND

### PARAMETER SWITCH SETTINGS


FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING			
				1200 BAUD	2400 BAUD	4800 BAUD	9600 BAUD
INTERNAL BAUD RATE	SELECT B SELECT A	S2 S2	3 4	ON OFF	ON OFF	OFF ON	OFF OFF
FULL / HALF DUPLEX	FULL DUPLEX			HALF DUPLEX			
	HD 15 HD 14 HD 13 HD 12	S2 S2 S2 S2	5 6 7 8	ON ON ON ON	OFF OFF OFF OFF		
PARITY	NO PARITY			ODD PARITY		EVEN PARITY	
	EPE	S1	1	OFF	ON	ON	OFF
	CHARACTER LENGTH			5 BITS / CHAR	7 BITS / CHAR	8 BITS / CHAR	8 BITS / CHAR
SYNC REQUIREMENT	1 SYNC 12 1 SYNC 13 1 SYNC 14 1 SYNC 15	S1 S1 S1 S1	5 6 7 8	OFF OFF OFF OFF	ON ON ON ON		
SYNC SELECT	LCR10=0	SYNCA	S4	8	OFF	ON	
	LCR10=1	SYNCB	S5	8	OFF	ON	

### PARAMETER SELECTION

FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	C81	1X BIT RATE
	C82	GROUND
TRANSMITTER MODE SEL	M81	GROUND
	M82	NO CONNECTION
RECEIVER MODE SEL	RM81	NO CONNECTION
	RM82	NO CONNECTION
	RM83	NO CONNECTION



NOTES:  
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.  
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S5-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.  
 3. PIN ERI IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 88 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.  
 4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.




D3-5 230.4 KB H BMI  
(SEE NOTE 4)

(CHARTS, SWITCHES, AND SYNC SELECTOR)

DATE: 11/16/77	FIRST USED ON: DV11	Digital
CHKD: [Signature]	TITLE: SYNC MUX LINE CARD LINES 12-15	(D4-1)
ENG: [Signature]	SIZE: D BS	CODE: DV11-0-13
PROJ. ENG: [Signature]	NUMBER: A	REV: A
PROD. [Signature]	SCALE: 1 OF 8	SHEET: 1 OF 8

### REVISIONS

CHK	CHANGE NO.	REV.
1	DV11-00006	A
J. McNamara 20 July 77		
J. McNamara 11/14/77		




THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS PART OF THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

REV. A  
DVII-0-13

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION.


NOTE: 1) A JUMPER WIRE MAY BE SOLDERED ACROSS THE RESISTOR IF THE CUSTOMER SO REQUESTS. HOWEVER, ALL M7033 MODULES WILL BE SHIPPED WITH THE RESISTOR NOT JUMPERED TO INSURE PROPER OPERATION WITH BELL SYSTEM 201A AND 201B MODEMS.



BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

REVISIONS		
CHK	CHANGE NO.	REV.

(CLOCK SOURCE AND SELECTION)  
 TITLE SYNC MUX LINE CARD (D4-3)  
 LINES 12-15  
 SHEET 3 OF 8  
 NUMBER DBS DV11-0-13  
 REV. A




REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 12 AND 13)

TITLE	SYNC MUX LINE CARD	SIZE	CODE	NUMBER	REV.
	LINES 12-15		(04-4)	DBS DV11-0-13	A
SCALE	1:1	SHEET	4	OF	8
DIST.					

DBS DV11-0-13 A

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 14 AND 15)		TITLE	SIZE/COOR	NUMBER	REV.
		SYNC MUX LINE CARD	D 8 S	DVII-0-13	A
		LINES 12 - 15 (D4-5)			
SCALE	SHEET 5 OF 8	DET.			




"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 12 AND 13, RESYNC)			
TITLE SYNC MUX LINE CARD			
LINES 12 - 15 (D4-6)			
SIZE/DWG	NUMBER	REV.	
D BS	DVII-0-13	A	
SCALE	SHEET 6 OF 8	DIST.	


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 14 AND 15, RESYNC)			
TITLE SYNC MUX LINE CARD		BASE CODE	NUMBER
LINES 12-15		D BS	DVII-0-13
SCALE	SHEET 7 OF 8	DIST.	REV. A

THE NUMBER AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1970 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECV DATA MUX S AND TMARK DECODER)		TITLE SYNC MUX LINE CARD	SIZE 200	NUMBER	REV.
		LINES 12 - 15	D BS	DVII-0-13	A
		SHEET 8 OF 8	DATE		


This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. COPYRIGHT © 1975

DIGITAL EQUIPMENT CORPORATION

This microprogram listing lists the 9 bit binary address of each micro instructions, followed by the 16 bit micro instruction as it would appear in the ROM DATA REGISTER (D3-2), followed by an explanation of the micro instruction. Contents of the ROM DATA REGISTER are the complement of the ROM chip outputs. Odd addresses reference one set of 4 ROM chips, even addresses reference the other set of 4 ROM chips.

BITS	ADDRESSES	PART NUMBER	ROM LIST
15-12	even	23-192A2	K-CS-M7838-Ø-15
11-8	even	23-191A2	K-CS-M7838-Ø-14
7-4	even	23-189A2	K-CS-M7838-Ø-12
3-0	even	23-190A2	K-CS-M7838-Ø-13
15-12	odd	23-185A2	K-CS-M7838-Ø-8
11-8	odd	23-186A2	K-CS-M7838-Ø-9
7-4	odd	23-188A2	K-CS-M7838-Ø-11
3-0	odd	23-187A2	K-CS-M7838-Ø-1Ø

Diagnostic DZDVC Test #1 compares ROM DATA REGISTER contents with this listing. Use the above table to determine which ROM is faulty. Bit 15 is at left end of word Bit Ø at right end.

FIRST USED ON OPTION MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.		
DVII						
PARTS LIST						
DRN <i>Robert Koppner</i>	DATE 3-31-75	 <b>DIGITAL EQUIPMENT CORPORATION</b> <small>MAYNARD, MASSACHUSETTS</small>				
CHK'D <i>Bob Roberts</i>	DATE 4-17-75					
ENG. <i>John F. Hansen</i>	DATE 4-17-75					
PROJ. ENG. <i>John F. Hansen</i>	DATE 4-17-75					
PROD. <i>R. Wall</i>	DATE 4-17-75					
NEXT HIGHER ASSEMBLY B-DD-DVII-Ø		<b>MICROPROGRAM LISTING</b>				
SCALE + +	SIZE CODE KCS				NUMBER DVII-Ø-14	REV. A
SHEET 1 OF 13	DIST.					

REV.	A
CHANGE NO.	DVII - 00002
CHK	<i>JK</i>

DEC FORM NO. DRB 109

IDLE LOOP

```

00000000 0101000001000010
00000001 0011000001010100
00000010 0000001011100100
00000011 0000010000001010
00000100 0000001101000011
00000101 0010000000001011
00000110 0111000100101110
00000111 0111001000111010
00001000 0000010100101001
00001001 0000000100000000

```

```

ILOOP S/C 6:2 IINCREMENT SCANNER
XFR ,5,4 IMOVE MASTER SCAN TO RAM ADDRESS
BRA 2:TSERV ITEST FOR TRANSMIT FLAG WAITING, IF YES BRANCH TO TRANSMIT SERVICE
BRA 4:RSERV ITEST FOR RECEIVER FLAG WAITING, IF YES BRANCH TO RECEIVE FLAG SERV
ILOP2 RAM 0:0,13 IOBTAIN LINE STATE
BRB 1:RSYNC ITEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO RESYNCHRONIZE
BRB 2:TMARK ITEST RAM OUTPUT 02 (XMIT GO), IF YES BRANCH TO CLEAR TMARK
ILOP5 BRA 5:ISERV ITEST FOR CHARACTER DISPATCH PROCEED, (SCH 08) IF YES BRANCH T
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

RECEIVE FLAG SERVICE (LINE STATE IS IN RAM OUTPUT)

```

00001010 0010000000001011
00001011 0111000000011110
00001100 0111110100001111
00001101 0101000001000110
00001110 0000000100000000
00001111 0010000000001010
00010000 0111000100011000
00010001 0010000000001011
00010010 0101000000100111
00010011 0010000110111011
00010100 0111111000010001
00010101 0101000000010011
00010110 0101000000010010
00010111 0000000100000000
00011000 0010000000001011
00011001 0101000000100111
00011010 0101000010000110
00011011 0010000110111011
00011100 0111111000011000
00011101 0000000100010101

```

```

RSERV RAM 0:0,13 IOBTAIN LINE STATE
BRB 0:TESTX ITEST RAM OUTPUT 00 (RECEIVER ACTIVE), IF YES BRANCH TO TESTX
BRB 10,S/ACT ITEST MATCH DETECT, IF YES BRANCH TO SET ACTIVE
S/C 6:6 ISET RESYNC PULSE
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO ILOUP
S/ACT RAM 0:0,12 IOBTAIN OLE/PROTOCOL
BRB 1:SACT2 ITEST RAM 01 (STRIP LEADING SYNC), IF YES BRANCH TO SACT2
SACT1 RAM 0:0,13 IOBTAIN LINE STATE
S/C 5:7 ISET RAM OUTPUT 00 (RECEIVER ACTIVE)
RAM 1:13,13 IWRITE NEW LINE STATE
BRB 10,SACT1 ITEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 1
CLRRF S/C 4:3 ISET RECEIVE DATA ENABLE
S/C 4:2 ICLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
SACT2 RAM 0:0,13 IOBTAIN LINE STATE
S/C 5:7 ISET RAM OUTPUT 00 (RECEIVER ACTIVE)
S/C 7:5 ISET RAM OUTPUT 00 (STRIP SYNC ON)
RAM 1:13,13 IWRITE NEW LINE STATE
BRB 10,SACT2 ITEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 2
BRA 1:CLRRF ITEST FOR SURE TRUE, IF YES BRANCH TO CLRRF

```

```

00011110 0010000000001011
00011111 0111011000100001
00010000 0000000100100101
00010001 0111110100010101
00010010 0101000010000010
00010011 0010000110111011
000100100 0111111000001010
000100101 0101000000010011
000100110 0101000000010001
000100111 0101000000010010
000101000 0000000100000000

```

```

TESTX RAM 0:0,13 IOBTAIN LINE STATE
BRB 6:TMD ITEST RAM OUTPUT 06 (STRIP SYNC ON), IF YES BRANCH TO TMD
BRA 1:S/RDE ITEST FOR SURE TRUE, IF YES BRANCH TO S/RDE
TMD BRB 10,CLRRF ITEST MATCH DETECT, IF YES BRANCH TO CLRRF
S/C 7:2 ICLEAR RAM OUTPUT 06 (STRIP SYNC ON)
RAM 1:13,13 IWRITE NEW LINE STATE
BRB 10,RSERV ITEST FOR WRITE INHIBIT, IF YES BRANCH TO RSERV
S/RDE S/C 4:3 ISET RECEIVE DATA ENABLE
S/C 4:1 ISET SILO IN
S/C 4:2 ICLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO ILOUP

```

RECEIVE INTERRUPT RESPONSE SERVICE

```

000101001 0011000011000001
000101010 0001000000011111
000101011 0011000001100100
000101100 0101000000001110
000101101 0000000101100010

```

```

ISERV XFR ,14,1 IMOVE SILO OUT TO A REGISTER
ALU 37 ILET ALU RESULT = A REGISTER
XFR ,6,4 IMOVE ALU RESULT 08-11 TO RAM ADDRESS REGISTER 00-03
S/C 3:6 ICLEAR SCH08
BRA 1:CTEST ITEST FOR SURE TRUE, IF YES BRANCH TO CTEST

```

RESYNCHRONIZE (MASTER SCAN IS IN RAM AR, LINE STATE IS IN RAM OUTPUT)

00010110 001000000001011
00010111 0101000000100011
00011000 0101000000100001
00011001 0010000110111011
00011010 0111111000101110
00011011 0010000000001110
000110100 01010000100001000
000110101 0010000110111110
000110110 0111111000110011
000110111 0101000001000110
000111000 0101000000100001
000111001 0000000100000101

RSYNC RAM 0:0,13 I OBTAIN LINE STATE
S/C 5:3 I CLEAR RAM OUTPUT 00 (RECEIVER ACTIVE)
S/C 5:1 I CLEAR RAM OUTPUT 01 (RESYNCHRONIZE)
RAM 1:13,13 I WRITE NEW LINE STATE
BRB 10,RSYNC I TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
PSI RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:4 I SET RAM OUTPUT 07
RAM 1:13,16 I WRITE NEW LINE PROTOCOL
BRB 10,PSI I TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
S/C 6:6 I SET RESYNC PULSE
S/C 4:1 I SET SILO IN
BRA 1:ILOOP2 I TEST FOR SURE TRUE, IF YES BRANCH TO ILOP2 (ILOOP +2)

I CLEAR THARK

000111010 0101000001000001
000111011 0000000100001000

THARK S/C 6:1 I CLEAR THARK
BRA 1:ILOP5 I TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP +5

I TEST FOR RESYNC FLAG (LINE NUMBER IN RAM AR, CHARACTER IN ALU RESULT)

000111100 000000000111110
000111101 0000000110000011
000111110 001000000001110
000111111 0101000010000000
01000000 0010000110111110
01000001 0111111000111110
01000010 0000000110000011

TFRF BRA 0:CRAM7 I TEST BIT 15 OF ALU RESULT, IF YES BRANCH TO HERE +2
BRA 1:DISC I TEST FOR SURE TRUE, IF YES BRANCH TO DISCARD RECEIVED CHARACTER
CRAM7 RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:0 I CLEAR RAM OUTPUT 07 (RESYNC FLAG NOT FOUND)
RAM 1:13,16 I WRITE NEW LINE PROTOCOL
BRB 10,CRAM7 I TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:DISC I TEST FOR SURE TRUE, IF YES BRANCH TO DISCARD RECEIVED CHARACTER

I RECEIVED CHARACTER SILO SERVICE

001000011 0000010100101001
001000100 0011000011000001
001000101 0001000000011111
001000110 0011000001100100
001000111 001000000001011
001001000 0110000110000011
001001001 001000000001110
001001010 0110111000111100
001001011 1000100010110001
001001100 0110110101101010
001001101 0110101101001011
001001110 0010000000000101
001001111 0111110310001100
001010000 001000000001010
001010001 0110101011111110
001010010 0010000000001011
001010011 0011000010100010
001010100 010100000010111
001010101 0011000011110001

SSERV BRA 5:ISERV I TEST FOR SCROB (COULD HAVE SET BETWEEN 7 AND 9 INST OF ILOOP)
XFR 1:0,1 I MOVE SILO OUT TO A REGISTER
ALU 3: I LET ALU RESULT = A REGISTER
XFR 0:4 I MOVE ALU RESULT 00-11 TO RAM ADDRESS REGISTER 00-03
RAM 0:0,13 I OBTAIN LINE STATE
BRB 1:DISC I TEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO DISCARD
RAM 0:0,16 I OBTAIN LINE PROTOCOL
BRB 7:TFRF I TEST RAM OUTPUT 07, IF YES BRANCH TO TEST FOR RESYNC FLAG
BRA 10,POER I TEST BITS 13, 14 OF ALU RESULTS, IF YES BRANCH TO PARITY/OVERRUN
BRB 6:TBC2 I TEST RAM OUTPUT 06, IF YES BRANCH TO THIS IS BCC 2
BRB 5:TBC1 I TEST RAM OUTPUT 05, IF YES BRANCH TO THIS IS BCC 1
RAM 0:0,5 I OBTAIN RECEIVER BYTE COUNT
BRB 14,CNCR I TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO CHARACTER RECEIVED WHILE
RAM 0:0,12 I OBTAIN TRANSMITTER OLE/LINE PROTOCOL I
BRB 5:DOCMR I TEST RAM OUTPUT 05, IF YES BRANCH TO DOCMP RECV
RAM 0:0,15 I OBTAIN RECEIVER MODE BITS
ZETA XFR 12:2 I MOVE RAM OUTPUT DATA TRANSLATED 0-2/0-10 TO B REGISTER
S/C 0:7 I CLEAR ALU RESULT UPPER BYTE
XFR 17:1 I MOVE ALU RESULT TO A REGISTER

001010110 0010000000010110
001010111 001000011100010
001011000 0010000000010001
001011001 0011000010110001
001011010 0001000000010110
001011011 0011000011110011
001011100 0100000000000000
001011101 0111100101011101
001011110 0000011011011010
001011111 0111010110101111
01100000 0010000000001111
01100001 0010000110011111

ALU 20 I LET ALU RESULTS = A PLUS B
XFR 17:2 I MOVE ALU RESULTS TO B REGISTER
RAM 0:0,11 I OBTAIN RECEIVER CONTROL TABLE BASE ADDRESS
XFR 13:1 I MOVE RAM OUTPUT DATA TO A REGISTER (BASE ADDRESS)
ALU 20 I LET ALU RESULTS = A PLUS B (EFFECTIVE ADDRESS)
XFR 1:17,3 I MOVE ALU RESULTS TO NPR ADDRESS REGISTER
NPR 100 NPR TO GET CONTROL BYTE
RBUS1 BRB 11,RBUS1 I TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6:RNXM I TEST NXM, IF YES, BRANCH TO RECEIVER NXM / CONTROL BYTE
BRB 14,RMPEC I TEST MEM PAR ERR, IF YES, BRANCH TO RECEIVER MPE/CONTROL BYTE
RAM 0:0,17 I OBTAIN CONTROL BYTE STORAGE REGISTER (TO CLEAR INTERLOCK)
RAM 1:11,17 I MOVE DATA REGISTER TO RAM AND WRITE CONTROL BYTE STORAGE REGISTER

I CONTROL BYTE TESTS BEGIN (CHARACTER IS IN SILO OUT, CONTROL BYTE IS IN RAM 17)

001100010 0010000000001111
001100011 0011000010110001
001100100 0001000000000101
001100101 0010000101111101
001100110 1000101010101011
001100111 0000110010011011
001101000 0000110110000101

CTEST RAM 0:0,17 I OBTAIN CONTROL BYTE STORAGE REGISTER
XFR 13:2 I MOVE RAM OUTPUT TO B REGISTER
ALU 5 I LET ALU RESULT = B REGISTER
RAM 1:7,15 I MOVE ALU RESULTS TRANSLATED 5-7/0-2 TO RAM (AND WRITE NEW MODE BITS)
BRB 14,CBINT I TEST BIT 0 OF ALU RESULT, IF YES BRANCH TO CONTROL BYTE INTERRUPT
BRA 14,EBCC I TEST BIT 02 OF ALU RESULT, IF YES BRANCH TO SET EXPECT BCC 1 NEXT
EP3IL BRA 13,RBCC I TEST BIT 03 OF ALU RESULT, IF YES, BRANCH TO CALCULATE RECV B

I RETURN FROM RECV BCC (CONTROL BYTE IS STILL IN ALU RESULT)

001101001 0000111010000011
001101010 0010000000000100
001101011 0011001110110011
001101100 0011000011000101
001101101 0100000000000000
001101110 0111100101101110
001101111 0000011011100000
001110000 0010000000000101
001110001 0011000010110001
001110010 0001000001111111
001110011 0010000111110101
001110100 0111110011100000
001110101 0010000000000100
001110110 0011000010110001
001110111 0001000000111111
001111000 0010000111110100
001111001 0111110011101011
001111010 0010000000000101
001111011 0101000000100000
001111101 0000000100000000

RBCC BRA 10,DISC I TEST BIT 4 OF ALU RESULT, IF YES, BRANCH TO (BIT 4 SET = DISC)
RAM 0:0,4 I OBTAIN RECEIVER CURRENT ADDRESS
XFR 0:13,3 I MOVE RAM OUTPUT TO NPR ADDRESS REGISTER
XFR 14:5 I MOVE SILO OUT TO DATA REGISTER (FOR USE IF NEXT CHARACTER WILL HAVE)
NPR 100 NPR TO STORE RECEIVED CHARACTER
RBUS2 BRB 11,RBUS2 I TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6:RNXM I TEST NXM, IF YES, BRANCH TO RECEIVER NXM
DRBC RAM 0:0,5 I OBTAIN RECEIVER BYTE COUNT
XFR 13:1 I MOVE RAM OUTPUT TO REGISTER A
ALU 7 I LET ALU RESULTS = A+1
RAM 1:17,5 I MOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW BYTE COUNT)
BRB 10,DRBC I TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE +4
ORC RAM 0:0,4 I OBTAIN RECEIVER CURRENT ADDRESS
XFR 13:1 I MOVE RAM OUTPUT DATA TO REGISTER A
ALU 7 I LET ALU RESULTS = A+1
RAM 1:17,4 I MOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW ADDRESS)
BRB 10,ORCA I TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE +4
RAM 0:0,5 I OBTAIN RECEIVER BYTE COUNT
BRB 14,NBCC I TEST RAM OUTPUT 0-14=0, IF YES, BRANCH TO NEXT CHARACTER WILL HAVE
S/C 4:0 I SET SILO OUT
BRA 1:ILOOP I TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

I DOCMP RECEPTION

001111110 0010000000001101
001111111 0111110010000001
01000000 0000000101010011
01000001 0010000000011100
01000010 0000000110000101

DOCMR RAM 0:0,15 I OBTAIN RECEIVER MODE BITS
BRB 14,DOCMR I TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO DOCM2
BRA 1:ZETA I TEST FOR SURE TRUE, IF YES BRANCH TO ZETA
ALU 14 I LET ALU RESULT = B
BRA 1:RBCC I TEST FOR SURE TRUE, IF YES BRANCH TO CALCULATE RECV BCC

DISCARD RECEIVED CHARACTER

010000011 010100000010000
010000100 0000000100000000

DISC S/C 0:0 ISET SILO OUT
ORA 1:1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

CALCULATE RECV BCC (ASSUME RECEIVED CHARACTER IN SILO OUT)

010000101 0011000011000001
010000110 0010000000000111
010000111 0011000010110010
010000100 0010000000001010
010000101 0110000000000000
010000101 0010000111001111
010000101 0000000101101001

RBCC XFR :14,1 I MOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 I OBTAIN RECV BCC CALCULATED TO DATE
XFR :13,2 I MOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 I OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC I PERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 I MOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
ORA 1:RRBCC I TEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM RECV BCC

CHARACTER RECEIVED WHILE RECV BC=0

010001100 0011000011000110
010001101 0101000000001000
010001110 1000000110110010

CRBCC XFR :14,0 I MOVE SILO OUT REGISTER TO R1CR
S/C 3:0 I SET R1CR 15 (TO INDICATE RECEPTION WHILE BC=0)
ORA 1:CNACB I TEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

NEXT CHARACTER WILL HAVE BC=0 (SILO OUT) HAS BEEN SET, RECEIVER BYTE COUNT IS 1

010001111 0011000011010110
010010000 0101000000001001
010010001 0111101110010011
010010010 1000000110110010

NBCC XFR :15,0 I MOVE NPR DATA REGISTER TO R1CR
S/C 3:1 I SET R1CR 14 (TO INDICATE RECEPTION OF NEXT CHARACTER WILL BE BC=0)
BRB 13,MCBCK I TEST RAM OUTPUT 15, IF TRUE BRANCH TO MODE CHANGE / BCC EXPECT
ORA 1:CNACB I TEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL B

MODE CHANGE AND BCC EXPECT

010010011 0010000000001011
010010100 0011000010110010
010010101 0011000010000010
010010110 0010000000000101
010010111 0010000101111101
010011000 0010000111111111
010011001 0000110010100000
010011010 1000000110110010

MCBCK RAM 0:0,13 I OBTAIN LINE STATE
XFR :13,2 I MOVE RAM OUTPUT TO B REGISTER
XFR :10,2 I MOVE B REGISTER 0-15 TO B REGISTER 0-7
ALU 5 I LET ALU RESULT = B REGISTER
RAM 1:7,15 I MOVE ALU RESULTS TRANSLATED TO RAM AND WRITE NEW RECV MODE BITS
RAM 1:17,17 I WRITE CONTROL BYTE STORAGE FROM ALU RESULT
ORA 14,EBCK I TEST ALU RESULT #2, IF YES BRANCH TO EXPECT BCC NEXT BECAUSE OF BC
BRB 1:CNACB I TEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

EXPECT BCC NEXT BECAUSE OF CONTROL BYTE

010011011 0010000000011110
010011100 0101000010000101
010011101 0010000110111110
010011110 0111110100110111
010011111 0000000101101000

EBCC RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:5 I SET RAM OUTPUT 05 (EXPECT BCC 1 NEXT)
RAM 1:13,16 I WRITE LINE PROTOCOL FROM RAM OUTPUT
BRB 10,EBCC I TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
ORA 1:EPSIL I TEST FOR SURE TRUE, IF YES BRANCH TO EPSIL

EXPECT BCC NEXT BECAUSE OF BC = 0

010100000 0010000000011110
010100001 0101000010000101
010100010 0010000110111110
010100011 0111110101000000

EBCK RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:5 I SET RAM OUTPUT 05 (EXPECT BCC1 NEXT)
RAM 1:13,16 I WRITE LINE PROTOCOL FROM RAM OUTPUT
BRB 10,EBCK I TEST FOR WRITE INHIBIT, IF YES BRANCH TO EBCK

010100100 0100000110000011

ORA 1:DISC I TEST FOR SURE TRUE, IF YES BRANCH TO DISCARD

THIS IS BCC 1

010100101 0010000000001110
010100110 0101000010000001
010100111 0101000010000110
010100100 0010000110111110
010100101 0111110101001001
010100101 0011000011000001
010100101 0010000000000111
010100100 0011000010110010
010100101 0010000000001010
010100110 0110000000000000
010100111 0210000111001111
010100000 0210000000001010
010100001 011100011101110000
010100010 01110100101110000
010100011 0010000000001110
010100100 0101000010000010
010100101 0010000110111110
010100110 0111110101100011
010100111 0000000111000100
010110000 0101000000100000
010110001 0000000100000000

TBC1 RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:1 I CLEAR RAM OUTPUT 05 (EXPECT BCC 1 NEXT)
S/C 7:6 I SET RAM OUTPUT 00 (EXPECT BCC 2 NEXT)
RAM 1:13,16 I WRITE LINE PROTOCOL FROM RAM
BRB 10,TBC1 I TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
XFR :14,1 I MOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 I OBTAIN RECV BCC CALCULATED TO DATE
XFR :13,2 I MOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 I OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC I PERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 I MOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
RAM 0:0,12 I OBTAIN TRANSMITTER DLE/LINE PROTOCOL II (TO LOOK FOR LNC)
BRB 4,TBC1X I TEST RAM OUTPUT #4
BRB 4,TBC1X I TEST RAM OUTPUT #4
MRTHA RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:2 I CLEAR RAM OUTPUT 06 (EXPECT BCC2 NEXT)
RAM 1:13,16 I WRITE LINE PROTOCOL
BRB 10,MRTHA I TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
TBC1X RAM 1:RBCCCK I TEST FOR SURE TRUE, IF YES BRANCH TO BCC CHECK COMPLETE
S/C 4:0 I SET SILO OUT
ORA 1:1LOOP I TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

THIS IS BCC 2

01011010 0010000000011110
01011011 0101000010000010
010110100 0010000110111110
010110101 0111110101110100
010110110 0011000011000001
010110111 0010000000000111
011000000 0011000010110010
011000001 0010000000001010
011000010 0110000000000000
011000011 0010000111001111
011000100 0001000000011100
011000101 0101000000011111
011000110 0011000011100010
011000111 0011000011000010
011000000 0001000000001101
011000001 0011000011100010
011000010 0011000011110010
011000011 0011000011100001
011000011 0001000000011111
011000100 0101000000010111
011000101 0011000011110001
011000110 0001000000011110
011000111 0011000011100001
011010000 0011000011100010
011010001 0011000011000010
011010010 0001000000011110
011010011 0011000011110110
011010100 0101000000011101
011010101 0101000000010001
011010110 1000000110110010

TBC2 RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:2 I CLEAR RAM OUTPUT 06
RAM 1:13,16 I WRITE LINE PROTOCOL
BRB 10,TBC2 I TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
XFR :14,1 I MOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 I OBTAIN RECV BCC CALCULATED TO DATE
XFR :13,2 I MOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 I OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC I PERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 I MOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
ALU 30 I LET ALU RESULT = MINUS 1
S/C 4:7 I CLEAR ALU RESULT UPPER BYTE
XFR :17,1 I MOVE ALU RESULT TO A REGISTER
XFR :14,2 I MOVE SILO OUT TO B REGISTER
ALU 15 I LET ALU RESULT = AND OF A COMPLEMENT AND B
XFR :17,2 I MOVE ALU RESULT TO B REGISTER
XFR :16,1 I MOVE BCC TO A REGISTER
ALU 37 I LET ALU RESULT = A
S/C 4:7 I CLEAR ALU RESULT UPPER BYTE
XFR :17,1 I MOVE ALU RESULT TO A REGISTER
ALU 30 I LET ALU RESULT = A OR B
XFR :17,1 I MOVE ALU RESULT TO A REGISTER
XFR :16,2 I MOVE BCC TO B REGISTER
XFR :10,2 I MOVE B REGISTER 0-15 TO B REGISTER 0-7 (UPPER BYTE OF BCC)
ALU 30 I LET ALU RESULT = A OR B
XFR :17,6 I MOVE ALU RESULT TO R1CR REGISTER
S/C 3:5 I SET R1CR 12
S/C 3:1 I SET R1CR 14
ORA 1:CNACB I TEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

01101011 0011000011000110  
01101100 0101000000001100  
01101100 000000011011011

RNPEC XFR 14,6 /MOVE SILO OUT TO RICR REGISTER  
S/C 3,4 /SET RICR 13  
BRA 1,GAMMA /TEST FOR SURE TRUE, IF YES BRANCH TO RECEIVER NXM / CONTROL BYTE \*

01101101 0011000011000110  
01101101 0101000000001101  
01101100 0101000000001001  
01101101 0101000000001000  
01101110 0101000000001111  
01101111 1000000110110010

RNXMC XFR 14,6 /MOVE SILO OUT TO RICR REGISTER  
GAMMA S/C 3,5 /SET RICR 12  
BETA S/C 3,1 /SET RICR 10  
S/C 3,0 /SET RICR 15  
S/C 3,7 /CLEAR NXM  
BRA 1,CNACB /TEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

01110000 0011000011000110  
01110001 000000011011100

RNXM XFR 14,6 /MOVE SILO OUT TO RICR REGISTER  
BRA 1,BETA /TEST FOR SURE TRUE, IF YES BRANCH TO RECEIVER NXM / CONTROL BYTE \*

01110001 0101000000001010  
01110001 0000000110000000

NPRSD S/C 3,2 /SET SCR 10 INDICATING NPR SILO OVERFLOW  
BRA 1,ILOOP /TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

01110010 0010000000001110  
01110011 0000000110000000

TRANSMIT SERVICE

01110010 0010000000001110  
01110011 0011000010110001  
01110010 0001000000011111  
01110011 1000101010010110  
01110000 1000101110100010  
01110001 000001111100010

TSERV RAM 0,0,16 /OBTAIN LINE PROTOCOL  
XFR 13,1 /MOVE RAM OUTPUT DATA TO A REGISTER  
ALU 37 /LET ALU RESULT = A REGISTER  
BRA 14,SBCC1 /TEST BIT 0 OF ALU RESULT, IF YES BRANCH TO SEND BCC 1  
BRA 13,SBCC2 /TEST BIT 1 OF ALU RESULT, IF YES BRANCH TO SEND BCC 2  
BRA 7,NPRSD /TEST FOR NPR SILO NOT AVAILABLE, IF YES, BRANCH TO NPR SILO OVERFLOW

01110101 0010000000001011  
01110101 0111001011101101  
01110100 1000000101100100  
01110101 011101111110010  
01110110 0010000000000001  
01110111 1111100010000000  
01110000 0010000000000000  
01110001 0000000111101011

SIGMA RAM 0,0,13 /OBTAIN LINE STATE  
BRB 2,SIGMA /TEST BIT 02 OF RAM, IF YES, BRANCH TO MEME +2 (TESTING TRANSMIT WO  
BRA 1,TYPE /TEST FOR SURE TRUE, IF YES BRANCH TO SELECT TYPE OF IDLING  
RAM 7,USCA /TEST RAM OUTPUT 07, IF YES BRANCH TO USE ALTERNATE CA  
BRB 0,0,1 /OBTAIN PRINCIPAL BC (GE TEST)  
BRB 14,XPBCB /TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO XMIT PBCB  
RAM 0,0,0 /OBTAIN PRINCIPAL CURRENT ADDRESS  
BRA 1,DXCB /TEST FOR SURE TRUE, IF YES BRANCH TO OBTAIN XMIT CONTROL BYTE

01110010 0010000000000011  
01110011 1111100010100000  
01110100 0010000000000010

USCA RAM 0,0,3 /OBTAIN ALTERNATE BC. (GE TEST)  
BRB 14,XSBCB /TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO XMIT SBCC  
RAM 0,0,2 /OBTAIN ALTERNATE CURRENT ADDRESS  
/OBTAIN XMIT CONTROL BYTE

01110101 0010000010110011  
01110110 0020000000000000  
01110111 0111000111101111  
01111000 1000011000110001  
01111001 1111010000110001  
01111010 0011000010010001  
01111011 0001000000011111  
01111100 0011000011110101  
01111101 0010000000001010  
01111110 1111011010001100  
01111111 0010000000001100  
10000000 0011000010100010  
10000001 0001000000010110  
10000010 0010000011100100  
10000011 0010000000001000  
10000100 0011000010100001  
10000101 0001000000010110  
10000110 0011000011110011  
10000111 0100000000000000  
10000100 1111001000010000  
10000101 1000011000110001  
10000110 1111010000110001  
10000111 0011000010010010  
10000100 0001000000001011  
10000101 100010110110011

DXCB XFR 1,13,3 /MOVE DATA FROM RAM OUTPUT TO NPR ADDRESS REGISTER  
NPR /OOP NPR TO GET CHARACTER  
RBU33 BRB 11,RBU33 /TEST REQUEST BUS, IF YES, BRANCH TO HERE  
BRA 6,TNXMC /TEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CHARACTER  
BRB 14,THPEC /TEST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CHARACTER  
XFR 11,1 /MOVE DATA FROM CVC/DATA REGISTER TO A REGISTER  
ALU 37 /LET ALU RESULT = A REGISTER  
XFR 17,5 /MOVE DATA FROM ALU RESULT TO DATA REGISTER (FOR BCC AND TRANSMITTER  
RAM 0,0,12 /OBTAIN TRANSMITTER DLE/LINE PROTOCOL II  
BRB 6,DDCMX /TEST RAM OUTPUT 06, IF YES BRANCH TO ODDMP XMIT (CALCULATE BCC)  
PI RAM 0,0,14 /OBTAIN MODE BITS  
XFR 12,2 /MOVE RAM OUTPUT DATA TRANSLATED 0-2/0-10 TO B REGISTER  
ALU 20 /LET ALU RESULTS = A PLUS 0  
XFR 17,2 /MOVE ALU RESULTS TO B REGISTER  
RAM 0,0,10 /OBTAIN CONTROL TABLE BASE ADDRESS  
XFR 13,1 /MOVE RAM OUTPUT TO A REGISTER  
ALU 20 /LET ALU RESULT = A PLUS 0 ((CMAR+MODE)+BASE ADDR)  
XFR 1,17,3 /MOVE ALU RESULTS TO NPR ADDRESS REGISTER  
NPR /OOP NPR TO GET CONTROL BYTE  
RBU34 BRB 11,RBU34 /TEST REQUEST BUS, IF YES, BRANCH TO HERE  
BRA 6,TNXMC /TEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CONTROL BYTE  
BRB 14,THPEC /TEST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CONTROL BYTE  
XFR 11,2 /MOVE DATA REGISTER TO B REGISTER  
ALU 5 /LET ALU RESULT = B REGISTER  
BRA 13,SDLE /TEST BIT 1 OF ALU RESULT, IF YES BRANCH TO SEND DLE FIRST.

10000110 0010000101111100  
10000111 100010010000010

RDLE RAM 1,7,14 /MOVE ALU RESULT TRANSLATED 5-7/0-2 TO RAM (AND WRITE NEW MODE B  
BRA 15,SSBN /TEST BIT 2 OF ALU RESULT, IF YES BRANCH TO SET SEND BCC NEXT

10001000 100010110001111

RSSBN BRA 10,KBCC /TEST BIT 3 OF ALU RESULT, IF YES BRANCH TO CALCULATE TRANS BC

10001001 1111000011010001  
10001010 0011000011010000  
10001011 0010000000001011  
10001000 1111011100010001

RXBCC BRB 10,SDLE /TEST FOR DMA FLAG, IF YES BRANCH TO SEND IDLE.  
ALPHA XFR 15,0 /MOVE DATA REGISTER TO TRANSMITTED DATA BUS  
RAM 0,0,13 /OBTAIN LINE STATE  
BRB 7,USBC /TEST BIT 7 OF RAM OUTPUT, IF YES BRANCH TO USE ALTERNATE BC

10001001 0010000000000001  
10001010 1111100010000000  
10001011 0011000010110001  
10001100 0001000000111111  
10001001 0010000111110001  
10001010 1111110000101001  
10001011 0010000000000000  
10001100 0011000010110001  
10001101 0001000000011111  
10001110 0010000111110000

UPBC RAM 0,0,1 /OBTAIN PRINCIPAL BYTE COUNT  
BRB 14,XPBCB /TEST RAM 0-14=0  
XFR 13,1 /MOVE RAM OUTPUT TO A REGISTER  
ALU 77 /LET ALU RESULTS = A PLUS 1  
RAM 1,17,1 /MOVE ALU RESULT TO RAM INPUT AND WRITE NEW PRINCIPAL BYTE COUNT  
BRB 10,UPBC /TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4  
OPCA RAM 0,0,2 /OBTAIN PRINCIPAL CURRENT ADDRESS  
XFR 13,1 /MOVE RAM OUTPUT TO A REGISTER  
ALU 77 /LET ALU RESULT = A PLUS 1  
RAM 1,17,0 /MOVE ALU RESULT TO RAM INPUT AND WRITE NEW PRINCIPAL CURRENT ADDRESS



10001111 11111100001011
10010000 0010000030000001
10010001 1111100010000000
10010010 0000000100000000

BRB 10,OPCA TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0,0,2 OBTAIN PRINCIPAL BYTE COUNT
BRB 10,XPBCO TEST RAM 0-14-0, IF YES, BRANCH TO XMIT PBCO
BRA 1,ILOOP TEST FOR SURE TRUE AND BRANCH TO IDLE LOOP

USE ALTERNATE BC

10010011 0010000000000011
10010010 1111100010100000
10010010 0011000010110001
10010011 0001000000111111
10010011 0010000111100011
10010000 1111110001000111
10010011 0010000000000100
10010010 0011000010110001
10010011 0001000000111111
10010100 0010000111100010
10010101 1111110001010011
10010110 0010000000000111
10010111 1111100010001000
10011000 0000000100000000

USBC RAM 0,0,3 OBTAIN ALTERNATE BYTE COUNT
BRB 14,XSBCO TEST RAM 0-14-0
XFR 13,1 MOVE RAM OUTPUT TO A REGISTER
ALU 7,7 JLET ALU RESULTS = A PLUS 1
RAM 1,17,3 MOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE BYTE COUNT
BRB 10,USBC TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
OSCA RAM 0,0,2 OBTAIN ALTERNATE CURRENT ADDRESS
XFR 13,1 MOVE RAM OUTPUT TO A REGISTER
ALU 7,7 JLET ALU RESULT = A PLUS 1
RAM 1,17,2 MOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE CURRENT ADDRESS
BRB 10,OSCA TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0,0,3 OBTAIN ALTERNATE BYTE COUNT
BRB 14,XSBCO TEST RAM 0-14-0, IF YES, BRANCH TO XMIT SBCO
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

TRANSMIT NXM/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)

TRANSMIT NXM/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN R

10011001 0011000000000111
10011010 0010000000001011
10011011 0101000010000111
10011010 0101000000001111
10011010 0101000000001000
10011011 0101000000100010
10011010 0010000101110111
10011011 1111110001001000
10011000 0000000100000000

TNXC XFR 0,7 MOVE TO NPR STATUS REPORT REG.
IOTA RAM 0,0,13 OBTAIN LINE STATE
S/C 7,7 JSET RAM 04 (TRANSMITTER NXM)
S/C 3,7 JCLEAR NXM
S/C 5,2 JCLEAR RAM 02 (TRANSMITTER GO)
RAM 1,13,13 WRITE NEW LINE STATE
BRB 10,IOTA TEST FOR WRITE INHIBIT, IF YES BRANCH TO IOTA
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

TRANSMIT MPE/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)

TRANSMIT MPE/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN M

10011001 0011000000000111
10011010 0010000000001011
10011011 0101000010000111
10011100 0101000000100010
10011101 0010000101110111
10011110 1111110001001000
10011111 0000000100000000

TMPEC XFR 0,7 MOV. TO NPR STATUS REPORT REG.
OMEGA RAM 0,0,13 OBTAIN LINE STATE
S/C 7,5 JSET RAM 05 (TRANSMIT MPE)
S/C 5,2 JCLEAR RAM 02 (TRANSMITTER GO)
RAM 1,13,13 WRITE NEW LINE STATE
BRB 10,OMEGA TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES, BRANCH TO IDLE LOOP

XMIT PBCO

10100000 0010000000001011
10100001 0101000010000100
10100010 0010000101110111
10100011 1111110010000000

XPBCO RAM 0,0,13 OBTAIN LINE STATE
S/C 7,4 JSET RAM OUTPUT BIT 7 (GO TO ALTERNATE)
RAM 1,13,13 MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,XPBCO TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3

10100100 0010000000000001
10100101 0001000000000111
10100110 1111011010010000
10100111 1000001010101111
10100100 0010000100000001
10100101 0010000000001110
10100101 0011000010110010
10100101 0011000010000010
10100100 0001000000000101
10100101 0010000101111100
10100110 1000110010000111
10100111 1000001010101111

RAM 0,0,1 OBTAIN PRINCIPAL BYTE COUNT
XFR 0,7 MAKE NPR SILO ENTRY
BRB 13,PEO TEST RAM OUTPUT BIT 15, IF YES BRANCH TO HERE +2
BRA 1,CBCO TEST FOR SURE TRUE, IF YES BRANCH TO CHECK FOR BOTH BC=0
OTMB RAM 0,0,13 ZERO PRINCIPAL BYTE COUNT
XFR 13,2 MOVE RAM OUTPUT TO REGISTER B
XFR 10,2 MOVE REGISTER 06-15 TO REGISTER B 0-7
ALU 5 JLET ALU RESULT = 0
RAM 1,7,14 MOVE ALU RESULTS TRANSLATED TO RAM AND WRITE NEW MODE BITS
BRA 14,BCO5B TEST ALU RESULT 02, IF YES BRANCH TO BCO SEND MCC
BRA 1,CBCO TEST FOR SURE TRUE, IF YES BRANCH TO CHECK FOR BOTH BC=0

XMIT SBCO

10100000 0010000000001011
10100001 0101000010000100
10100010 0100001011101111
10100011 1111110010101000
10101000 0010000000000111
10101001 0011000000000111
10101010 1111011010111011

XSBCO RAM 0,0,15 OBTAIN LINE STATE
S/C 7,0 JCLEAR RAM OUTPUT BIT 7 (GO TO PRINCIPAL)
RAM 1,13,13 MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,XSBCO TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
RAM 0,0,3 OBTAIN ALTERNATE BYTE COUNT
XFR 0,7 MAKE NPR SILO ENTRY
BRB 13,ESS TEST RAM OUTPUT 15, IF YES, BRANCH TO CLEAR ALTERNATE BYTE COUNT

CHECK FOR BOTH BC=0

10100111 0010000000000001
10101000 1111110001011010
10101001 0000000100000000
10101010 0010000000000111
10101011 1111100010111111
10101100 0000000100000000

CBCO RAM 0,0,1 OBTAIN PRINCIPAL BYTE COUNT
BRB 14,DELTA TEST RAM OUTPUT 0-14-0, IF YES, BRANCH TO HERE +2
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES, BRANCH TO IDLE LOOP
DELTA RAM 0,0,3 OBTAIN ALTERNATE BYTE COUNT
BRB 14,C/GO TEST RAM OUTPUT 0-14-0, IF YES, BRANCH TO CLEAR GO
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

CLEAR ALTERNATE BYTE COUNT

10101101 0010000100000011
10101110 1000000101001001

ESS RAM 1,0,3 ZERO ALTERNATE BYTE COUNT
BRA 1,OTMB TEST FOR SURE TRUE, BRANCH TO OTMB

CLEAR GO

10101111 0010000000001011
10100000 0101000000100010
10100001 0010000101110111
10100010 1111110010111111
10100011 0000000100000000

C/GO RAM 0,0,13 OBTAIN LINE STATE
S/C 5,2 JCLEAR RAM 02 (TRANSMITTER GO)
RAM 1,13,13 WRITE NEW LINE STATE
BRB 10,C/GO TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

SELECT TYPE OF IDLE

10100100 0010000000001010
10100101 1111000011001111
10100110 0000000100000000
10100111 0101000010001010
10101000 0000000100000000

ITYPE RAM 0,0,12 OBTAIN TRANSMITTER OLE/PROTOCOL II
BRB 0,BCO5B TEST RAM OUTPUT 02, IF YES BRANCH TO BCO5G
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
BCO5G S/C 0,5 JSET TMARK
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

SENT IDLE (LINE STATE IS IN RAM OUTPUT)

10101001 0010000000001011

IDLE RAM 0,0,13 OBTAIN LINE STATE

K-CS-DVII-0-14 REV A

SHEET 11 OF 13

```

101101010 0101000000100100
101101011 0010000110111011
101101100 111111001101001
101101101 100000100010010
  
```

```

S/C 5/4 ISET RAM 03 (TRANSMITTER UNDERRUN)
RAM 1/13,13 IMOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BR0 10,SIDLE ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
BRA 1/ALPHA ITEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC +3
  
```

ISENT IDLE/DLE

```

101101110 0010000000001011
101101111 0101000000100100
101110000 0010000110111011
101110001 111111001101110
101110010 100000101111011
  
```

```

MU RAM 0/0,13 IObtain LINE STATE
S/C 5/4 ISET 03 (UNDERRUN)
RAM 1/13,13 IWRITE LINE STATE
BR0 10,MU ITEST FOR INHIBIT
BRA 1/MU IGO BACK TO SEND IDLE
  
```

ISEND DLE FIRST

(WE GOT HERE FROM TRANSMIT SERVICE. THE CONTROL BYTE IS IN ALU RESULT AND B REGISTER. MASTER SCAN POSITION IS IN RAM ADDRESS REGISTER 0-5).

```

101110011 0010000000001110
101110100 111100100111101
101110101 010100000010010
101110110 001000011011110
101110111 11111100110011
101110000 001000000001010
101110001 001000010110010
101110010 111100001101110
101110011 001000010000000
101111000 000000010000000
  
```

```

SDLE RAM 0/0,16 IObtain LINE PROTOCOL
BR0 2/CRAM2 ITEST RAM OUTPUT 02, IF YES BRANCH TO CLEAR RAM 02
S/C 5/6 ISET RAM 02
RAM 1/13,16 IMOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BR0 10,SDLE ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
RAM 0/0,12 IObtain TRANSMITTER DLE / LINE PROTOCOL II
XFR 1/3,2 IMOVE RAM OUTPUT TO REGISTER B
BR0 10,MU ITEST FOR DLE FLAG, IF YES BRANCH TO SEND IDLE/DLE
MU XFR 1/0,0 IMOVE REGISTER B 15-0 TRANSMITTED DATA BUS
BRA 1/1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
  
```

ICLEAR RAM 02 (RAM 02 IS DLE SENDING IN PROGRESS)

```

101111001 0010000000001110
101111100 0101000000100010
101111111 001000011011110
110000000 111111001111101
110000001 100000010000110
  
```

```

CRAM2 RAM 0/0,16 IObtain LINE PROTOCOL
S/C 5/2 ICLEAR RAM OUTPUT 02
RAM 1/13,16 IMOVE RAM OUTPUT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BR0 10,CRAM2 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1/0LE ITEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM DLE SENDING
  
```

ISET SEND BCC NEXT

```

110000010 0010000000001110
110000011 0101000000100111
110000100 001000011011110
110000101 111111010000010
110000110 1000000100010000
  
```

```

SSBN RAM 0/0,16 IObtain LINE PROTOCOL
S/C 5/7 ISET RAM OUTPUT BIT 0
RAM 1/13,16 IMOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BR0 10,SSBN ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1/RSSBN ITEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM SSBCCNEXT
  
```

ICCB SEND BCC

```

110000111 0010000000001110
110001000 0101000000100111
110001001 001000011011110
110001010 111111010000011
110001011 100000010101011
  
```

```

CCBS0 RAM 0/0,16 IObtain LINE PROTOCOL
S/C 5/7 ISET RAM OUTPUT BIT 0
RAM 1/13,16 IMOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BR0 10,CCBS0 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1/CBCC ITEST FOR SURE TRUE, IF YES BRANCH TO CBC0
  
```

K-CS-DVII-0-14 REV A

SHEET 12 OF 13

```

110001100 0010000000001110
110001101 1111110010001111
110001110 1000000100000000
  
```

100CMP TRANSMIT

```

DDCMX RAM 0/0,14 IObtain TRANSMITTER MODE BITS
BR0 14,XBCC ITEST RAM 0-14=0, IF YES BRANCH TO XBCC
BRA 1/PI ITEST FOR SURE TRUE, IF YES BRANCH TO PI
  
```

ICALCULATE TRANSMITTER BCC

```

110001111 001000011010001
110010000 0010000000000110
110010001 0010000110110010
110010010 0100000000001010
110010011 0100000000000000
110010100 0010000111100110
110010101 1000000100010001
  
```

```

XBCC XFR 1/5,1 IMOVE DATA REGISTER TO A REGISTER
RAM 0/0,6 IObtain TRANSMITTER BCC CALCULATED TO DATE
XFR 1/3,2 IMOVE RAM DATA TO REGISTER B
RAM 0/0,12 IObtain TRANSMITTER DLE/LINE PROTOCOL II
BCC IPERFORM SPECIFIED BCC CALCULATION
RAM 1/16,6 IMOVE BCC TO RAM INPUT AND WRITE NEW TRANSMITTER BCC
BRA 1/RXBCC ITEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC
  
```

ISEND BCC 1

(WE GOT HERE FROM TRANSMIT SERVICE. THE MASTER SCAN POSITION IS IN THE RAM ADDRESS REGISTER 0-3. THE LINE PROTOCOL IS IN THE A REGISTER AND THE ALU RESULT REGISTER.)

```

110010110 0010000000001110
110010111 0011000010110001
110011000 0010000000111111
110011001 0010000111111110
110011010 111111010010110
110011011 001000000000110
110011100 0010000010110000
110011101 0010000000001010
110011110 1111001110100001
110011111 1111010010100001
110100000 1000000110100101
110100001 0000000100000000
  
```

```

SBC1 RAM 0/0,16 IObtain LINE PROTOCOL
XFR 1/3,1 IMOVE RAM OUTPUT TO A REGISTER
ALU 7/ ILET ALU RESULT = A PLUS 1
RAM 1/17,16 IMOVE ALU RESULT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BR0 10,SBC1 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
RAM 0/0,6 IObtain TRANSMITTER BCC
XFR 1/3,0 IMOVE RAM OUTPUT DATA TO TRANSMITTED DATA BUS (HIGH ORDER BITS GO INT)
RAM 0/0,12 IObtain TRANSMITTER DLE/LINE PROTOCOL II (TO LOOK FOR LRC)
BR0 3/GOIDL ITEST RAM OUTPUT 03, IF YES BRANCH TO HERE +4
BR0 4/GOIDL ITEST RAM OUTPUT 04, IF YES BRANCH TO HERE +3
BRA 1/C/LUI ITEST FOR SURE TRUE, IF YES BRANCH TO SEND BCC 2 + 6
GOIDL BRA 1/1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
  
```

ISEND BCC2

(WE GOT HERE FROM TRANSMIT SERVICE. THE MASTER SCAN POSITION IS IN THE RAM ADDRESS REGISTER 0-3. THE LINE PROTOCOL IS IN THE A REGISTER AND IN THE ALU RESULT REGISTER.)

```

110100010 0010000000001110
110100011 0011000010110010
110100100 0011000010000000
  
```

```

SBC2 RAM 0/0,6 IObtain TRANSMITTER BCC
XFR 1/3,2 IMOVE RAM OUTPUT DATA TO REGISTER B
XFR 1/0,0 IMOVE REGISTER B 0-15/0-7 TO TRANSMITTED DATA BUS
  
```

```

110100101 0010000100000110
110100110 0010000000001110
110100111 0101000000100001
110101000 0010000110111110
110101001 111111010100101
110101010 0000000100000000
  
```

```

C/LUI RAM 1/0,6 IMOVE ZERO TO RAM INPUT DATA AND WRITE ZERO TRANSMITTER BCC
RAM 0/0,16 IObtain LINE PROTOCOL
S/C 5/1 ICLEAR RAM BIT 01 (SEND BCC 2)
RAM 1/13,16 IMOVE RAM INPUT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BR0 10,C/LUI ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1/1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
  
```

IRECEIVED ERRORS

ICONTROL BYTE INTERRUPT

```

110101011 0010000000001111
110101100 0101000000100011
110101101 0010000110111111
110101110 0011000011000110
110101111 0101000000001011
110110000 0000000100000000
    
```

```

CBINT RAM 0:0,17 IREAD CONTROL BYTE HOLDING REGISTER
      S/C 5:3 ICLEAR RAM 00 (GENERATE INTERRUPT)
      RAM 1:13,17 IWRITE CONTROL BYTE HOLDING REGISTER
      XFR ,14,6 IMOVE SILO OUT TO RICR REGISTER
      S/C 3:3 ISET SCR07 (RECEIVER INTERRUPT)
      BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
    
```

IPARITY AND OVERRUN ERRORS

```

110110001 0011000011000110
    
```

```

POER XFR ,14,6 IMOVE SILO OUT TO RICR REGISTER
    
```

ICREATE NULL ACTION CONTROL BYTE (MODE IS PRESERVED)


```

110110010 0010000000001111
110110011 0101000000100011
110110100 0101000000100001
110110101 0101000000100010
110110110 0101000000100000
110110111 0101000010000111
110111000 0010000110111111
110111001 0101000000001011
110111010 0000000100000000
    
```

```

CNACB RAM 0:0,17 IREAD CONTROL BYTE HOLDING REGISTER
      S/C 5:3 ICLEAR RAM 00
      S/C 5:1 ICLEAR RAM 01
      S/C 5:2 ICLEAR RAM 02
      S/C 5:0 ICLEAR RAM 03
      S/C 7:7 ISET RAM OUTPUT 04 (DISCARD)
      RAM 1:13,17 IWRITE CONTROL BYTE HOLDING REGISTER FROM RAM OUTPUT
      S/C 3:3 ISET SCR 07 (RECEIVER INTERRUPT)
      BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
    
```

IEND



NOTES: UNUSED FINGERS ARE TO BE REMOVED.


CHANGE NO.	REV.	DATE	BY

CHANGE NO.	REV.	DATE	BY

ETCH REV.	A
P.C. DESIGN ORTR	BASE REV. A


SIGNATURES	DATE
DRN. <i>[Signature]</i>	8-27-76
CHK'D. <i>[Signature]</i>	8-27-76
ENG.	
PROJ. ENG.	
PROD.	
SCALE	2/1
SHT. OF 4	
NEXT HIGHER ASSY.	B-01-M733-0

digital	
TITLE ASYNCH MUX LINE CARD	
SIZE CODE	NUMBER
0 U A M 7833-0-0	A
REV	
A	



THIS DRAWING IS THE PROPERTY OF THE U.S. GOVERNMENT AND IS TO BE REPRODUCED IN WHOLE OR IN PART AS THE MAY BE IN THE PUBLIC INTEREST WITHOUT PERMISSION OF THE U.S. GOVERNMENT.

DUA M7833-0-0 A



8

7

6

5

3

2 DUA M7833-0-0 A

MS40591 M7833 5012025 A

ASYNCH MUX LINE  
CARD  
SIDE 2

DUA M7833-0-0 A

REVISIONS		
CHK	CHANGE NO	REV

1000000  
1171

8

7

6

5

4

3

2

1

ASYNCH MUX LINE CARD DUA M7833-0-0 A  
SCALE 2/1 SHEET 3 OF 4



MKW

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS PRODUCT WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.

REWORK INSTRUCTIONS

ECO M7833-MK001

1-1 DRILL TWO HOLES  $\phi$ 2 AS SHOWN IN FIGURE 1. INSERT C200 IN HOLES. BEND AND SOLDER TOP LEAD TO ETCH CONNECTING C126 TO R11. BEND AND SOLDER BOTTOM LEAD TO GROUND. ETCH FROM E89 PIN 8, AS SHOWN IN FIGURE 2.



REVISIONS		
CHR.	CHANGE NO.	REV.

LINE	ITEM	DOCUMENT NUMBER	PART NUMBER	DESCRIPTION	QTY	PER VARIATION	REFERENCE DESIGNATOR
					00		
1	1	D-MD-5012025-0-0	5012025-00	M7833-ETCH RD	1		
2	2		1002427-00	15.0 MMF 100V 5%200PPM MICA	2		C115,C122
3	3		1005820-00	22.0 MMF 100V 5%200PPM MICA	3		C123,C126,C200
4	4		1001739-00	27.0 MMF 100V 5%200PPM MICA	5		C102,C103,C104,C107,C121
5	5		1000012-00	56.0 MMF 100V 5%200PPM MICA	1		C120
6	6		1000004-00	10.0 MMF 100V 5%200PPM MICA	1		C114
7	7		1000019-00	150.0 MMF 100V 5%200PPM MICA	1		C113
8	8		1000020-00	180.0 MMF 100V 5%200PPM MICA	1		C117
9	9		1000024-00	470.0 MMF 100V 5%200PPM MICA	8		C105,C106,C109,C110,C112,C118,
10	10		1000042-00	1000.0 MMF 100V 5%200PPM MICA	1	CONT	C128,C129
11	11		1001610-01	.01 MFD50/100V +80-20% DISC	99		C127
12	12		1005306-00	6.8MFD 35V 10% S.TANT	7		C1-C95,C111,C125,C108,C116
13	13		1000016-00	100.0 MMF 100V 5%200PPM MICA	1		C96-C101,C124
14	14		1102808-00	1N 752A VZ= 5.6 5% .40W	1		C119
15	15		1105275-00	D 672 TR= 15NS PIV= 60V SI	4		D8
16	16		1110836-00	1N 759A VZ= 12.0 5% .40W	1		D4-D7
17	17		1209941-02	HEADER 100 40POS RT ANGLE	1		D1
18	18		1216988-02	HANDLE,MODULE,HEX TWO EJECTORS	1		J1
19	19		1301317-00	10.0 .25 W 5.0 % CC	4		R44-R47
20	20		1300271-00	220.0 .25 W 5.0 % CC	1		R48
21	21		1300295-00	330.0 .25 W 5.0 % CC	2		R1,R2
22	22		1300309-00	390.0 .25 W 5.0 % CC	2		R26,R39
23	23		1300316-00	470.0 .25 W 5.0 % CC	2		R27,R40
24	24		1300315-00	470.0 .50 W 5.0 % CC	1		R49
25	25		1301401-00	750.0 .25 W 5.0 % CC	2		R3,R4
26	26		1300365-00	1.0 K .25 W 5.0 % CC	18		R5,R6,R11-R21,R31,R35-R38
27	27		1300479-00	10.0 K .25 W 5.0 % CC	17		R7-R10,R22-R25,R28-R30,R32-R34,
28	28		1302336-00	39.0 .50 W 5.0 % CC	1	CONT	R41-R43 R50

REVISION HISTORY			BASIC PART NO: M7833			D I G I T A L		
ENG	ECD NUMBER	REV	SECTION A OF A	DRN:	B.FRASER	DATE:	15-DEC-80	TITLE
RM	M8733-MK001	A	SECTION VARIATION INDEX	CHK'D:	J.FALKOWSKI	DATE:	15-DEC-80	PARTS LIST
			[A] 00					ASYN MUX LINE CARD
			[B]					
			[C]	DES.ENG:	W.SMITH	DATE:	15-DEC-80	
			[D]					
			[E]					
			[F]	RESP.ENG.:	R.HARRINGTON	DATE:	15-DEC-80	DOCUMENT NUMBER
			[G]					
			[H]					
			[I]	MFG.ENG.:	R.WALL	DATE:	15-DEC-80	SIZE CODE NUMBER REV
			[J]					K PL M7833-0-0 A
			[K]	ASSEMBLY NUMBER:		TOP DOCUMENT NUMBER:		FILE NAME: EDIT #
			[L]	D-UA-M7833-0-0		#B-DD-M7833-0		MK0296.PLS 3
			[M]					
			[N]					

"THIS DRAWING AND SPECIFICATIONS HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT (C) 1981, DIGITAL EQUIPMENT CORPORATION"

MK



LINE ITEM	DOCUMENT NUMBER	PART NUMBER	DESCRIPTION	QTY PER VARIATION 00	REFERENCE DESIGNATOR
29	29	1501742-00	DEC2904 PNP 600MW SI 40 40 P	1	Q1
30	30	1503409-00	DEC6534D PNP 310MW SI 40 90	1	Q2
31	31	1605528-00	DELAY= 30NS,OTAPS DL5184	2	DL1,DL2
32	32	1811660-02	OSCILLATOR, XTAL 5.0688 MHZ	1	E27
33	33	1812396-00	XTAL 2.4576 MHZ	1	Y1
34	34	1909701-00	74154 1 OF 16,BINA	1	E52
35	35	1910436-00	DEC 74123 ONE SHOT-DUAL,RETRIG	8	E2,E4,E10,E38,E41,E59,E63,E70
36	36	1905575-00	7400 NAND GATE-QUAD 2IN	1	E68
37	37	1909686-00	7404 INVERTER GATE-HEX 1I	7	E7,E47,E53,E58,E66,E73,E80
38	38	1910091-00	DEC 7437 AND GATE-QUAD 2IN,BU	3	E12,E40,E46
39	39	1910651-00	DEC 74175 FF-D QUAD	6	E8,E13,E14,E24,E49,E88
40	40	1905547-00	7474 FF-D DUAL,EDGE TRIGG	13	E15,E23,E25,E26,E29,E34-E36,E44, CONT E45,E55,E74,E84
41	41	1909937-00	74153 MUX 1 OF 4 (DUAL)	4	E37,E71,E75,E83
42	42	1910656-00	74155 DECODER-2 OF 4(DUAL)	4	E31,E60,E61,E89
43	43	1911521-00	7432 OR GATE-QUAD 2IN, PO	3	E3,E22,E72
44	44	1909705-00	DEC 8881 NAND GATE-QUAD 2IN O	4	E82,E86,E90,E91
45	45	2112623-00	DUAL BAUD RATE GEN/PROG DIVIDER,	2	E51,E57
46	46	1905577-00	7420 NAND GATE-DUAL 4INPU	1	E39
47	47	1910390-00	DEC 7380 NOR GATE-QUAD 2IN,FA	1	E93
48	48	1910837-00	8093 BUFFER CATE-QUAD 2IN	2	E18,E50
49	49	1912666-00	BUFFER GATE-QUAD 2IN	2	E17,E56
50	50	1909054-00	7493 COUNTER,ASYNCH UP,BI	1	E92
51	51	1910655-00	74157 MUX 2 TO 1 QUAD	1	E64
52	52	1909267-00	DEC 74H11 AND GATE-TRIPLE 3INP	2	E33,E69
53	53	1910738-00	DEC 74170 MEMORY READ/WRITE	5	E54,E77,E78,E94,E95
54	54	1910155-00	DEC 7408 AND GATE,POS.QUAD 2I	7	E9,E19,E20,E30,E32,E42,E85
55	55	1910454-00	DEC 9318 ENCODER, 8 INPUT PRI	2	E48,E87
56	56	1910322-00	DEC 1488L DRIVER,LINE,QUAD,EI	2	E11,E16
57	57	1909004-00	DEC 7402 NOR GATE-QUAD 2IN	2	E21,E43
58	58	1910323-00	DEC 1489L RECEIVER,LINE,QUAD,	2	E5,E6
59	59	1909713-00	DEC 8815 NOR GATE-DUAL 4IN	2	E65,E79
60	60	2111450-00	UART 40K BAUD VARIATION OF 19-10	4	E62,E67,E76,E81
61	61	9008351-00	CAP,TRANSISTOR .320 ID	1	
62	62	9009185-00	JUMPER, WIRE, INSULATED, BLACK B	6	W1-W6
63	63	9000024-01	EYELET, ROLLED FLANGE, .121 OD X	12	




D	I	G	I	T	A	L	TITLE	SECTION A OF A	SIZE	CODE	DOCUMENT NUMBER	REV
							ASYN MUX LINE CARD		K	PL	M7833-0-0	A

mk

THE DIMENSIONS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION


1-0-33BZW S 2

BERG CONNECTOR



CLOCK GENERATION CHART

CLOCK ADDRESS DCBA	BAUD RATE	PERIOD (USEC)
0000	50	1250.00
0001	75	833.33
0010	110	568.18
0011	134.5	464.68
0100	150	416.67
0101	300	208.33
0110	600	104.17
0111	1200	52.08
1000	1800	34.72
1001	2000	31.25
1010	2400	26.04
1011	3600	17.36
1100	4800	13.02
1101	7200	8.68
1110	9600	6.51
1111	38400	1.63




(CHART, REGULATORS)

DRN: <i>[Signature]</i> 1-13-76	FIRST USED ON: DVII	DATE: 010101
CHK: <i>[Signature]</i>	TITLE: ASYNCH MUX LINE CARD (04-1)	
ENG: <i>[Signature]</i>		
PROJ. ENGR: <i>[Signature]</i>		
PROD. R. WALL: <i>[Signature]</i>		
NEXT HIGHER ASSY: D-UA-M7833-0-0	SIZE CODE: DCS	NUMBER: M7833-0-1
SCALE: 1:1	REV: A	
SHEET: 1 OF 10		

REV.:	REV.:
CHANGE NO.:	DATE:
M7833-0-1	1-13-76
BY: B. HARRINGTON	BY: <i>[Signature]</i>

DCS M7833-0-1 A

MK



THIS DIAGRAM AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION


REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, REGISTERS, STROBES, INIT)

TITLE	ASYNCH MUX LINE CARD (D4-2)	SIZE/COOD	DCS	NUMBER	M7833-0-1	REV.	A
SCALE	1:1	SHEET	2	OF	10	DRW.	MK

THE DESIGN AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977 L. DIGITAL EQUIPMENT CORPORATION

V 1-0-0082W SCD 2



REVISIONS		
CHK	CHANGE NO.	REV.


(SCAN SELECTION, FLAGS)

TITLE	ASYNCH MUX LINE CARD (D4-3)	SIZE CODE	DCS	NUMBER	M7833-0-1	REV.	A
SCALE	+	SHEET	3	OF	10	DIST.	

MK

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

V 1-0-3382W SCD 2



REVISIONS		
CHK	CHANGE NO	REV


(CRYSTAL CLOCK GENERATION)

TITLE	ASYNCH MUX LINE CARD (04-4)	SIZE/COO	DCS	NUMBER	M7833-0-1	REV.	A
SCALE	+	SHEET	4	OF	10	DWT.	

MK

DCS M7833-0-1 A


THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHR	CHANGE NO.	REV.

(RCV FILE... DATA, MATCH LOGIC)

TITLE	ASYNCH MUX LINE CARD (04-5)	SIZE CODE	NUMBER	REV.
SCALE	1:1	SHEET	5 OF 10	DIST.
DCS M7833-0-1		MK		




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE CARD (04-6)	SIZE/CODE	DCS	NUMBER	M7833-0-1	REV.	A
SCALE	1:1	SHEET	6	OF	10	DIST.	

MK

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION.

V 1-0-EE0LW SCD 2




REVISIONS		
CHK	CHANGE NO.	REV.

(EIA IN & OUT, HALF DUPLEX, BREAK, MAINT LOGIC)

TITLE	ASYNCH MUX LINE CARD (04-7)	SIZE CODE	DCS	NUMBER	M7833-0-1	REV.	A
SCALE	1:1	SHEET	7	OF	10	DIST.	

MK





NOTES:  
 \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.

THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971, DIGITAL EQUIPMENT CORPORATION

REVISIONS		
CHK	CHANGE NO.	REV.


(TRANSMIT FLAG SERVICING)		TITLE	ASYNCH MUX LINE CARD (04-B)	SIZE CODE	DCS	NUMBER	M7833-0-1	REV.	A
SCALE	1:1	SHEET	8	OF	10	DIST.			

DCS M7833-0-1

MK

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION

DCS M7833 2




- D4-9 RD8
- D4-9 RD7
- D4-9 RD6
- D4-9 RD5
- D4-9 RD4
- D4-9 RD3
- D4-9 RD2
- D4-9 RD1

REVISIONS		
CHK	CHANGE NO.	REV.




(UARTS 00 & 01)

TITLE	ASYNCH MUX LINE CARD (D4-9)	SIZE	0008	NUMBER	DCS M7833-0-1	REV.	A
SCALE	+	SHEET	9	OF	10	DIST.	




THE DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF BENTON ELECTRONIC CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF SUCH OR FROM ANY OTHER SOURCE WITHOUT THE WRITTEN CONSENT OF BENTON ELECTRONIC CORPORATION

BERG CONNECTOR



CLOCK GENERATION CHART

CLOCK ADDRESS	BAUD RATE	PERIOD (USEC)
0000	50	1250.00
0001	75	833.33
0010	110	568.18
0011	134.5	464.68
0100	150	416.67
0101	300	208.33
0110	600	104.17
0111	1200	52.08
1000	1800	34.72
1001	2000	31.25
1010	2400	26.04
1011	3600	17.33
1100	4800	13.02
1101	7200	8.68
1110	9600	6.51
1111	38400	1.63




(CHART, REGULATORS)

DRN: <i>[Signature]</i> 4-15-76	PRINTED ON DVII
CHKD: <i>[Signature]</i> 4-15-76	TITLE ASYNCH MUX
ENGR: <i>[Signature]</i> 4-15-76	LINE CARD
PRGJ. ENG: <i>[Signature]</i> 4-15-76	LINES 00-03 (04-1)
PROD. R. WALL 4-15-76	
NEAT HIGHER ASSY.	
B-00-DVII-0	D BS DVII-0-15
SCALE: <i>[Symbol]</i>	REV. <i>[Symbol]</i>
SHEET 1 OF 1	

REV. 1000

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, REGISTERS, STROBES, INIT)

TITLE ASYNCH MUX LINE  
CARD LINES 00-03 (04-2)  
SCALE 1:1 SHEET 2 OF 10  
D B S D V I I - 0 - 1 5  
NUMBER  
REV. \*


D B S D V I I - 0 - 1 5

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF METAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, METAL EQUIPMENT CORPORATION




REVISIONS		
CHR	CHANGE NO	REV.

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL BEY IS REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




(RCV FILES, RCV DATA, MATCH LOGIC)

REV.	CHANGE NO.	DESCRIPTION

TITLE	ASYNCH MUX LINE CARD LINES 00-03 (04-5)	SIZE	0004	NUMBER	D 85 DV11-0-15	REV.	*
SCALE	1:1	SHEET	5	OF	10	QUT.	




THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




(EIA IN & OUT, HALF DUPLEX, BREAK, MAINT LOGIC)

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE CARD LINES 00-03 (D4-7)		SIZE D004	NUMBER	REV.
SCALE	SHEET 7 OF 10	DIST.	D E S	DVII-0-15

DES DVII-0-15




NOTES:  
 1. \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.

(TRANSMIT FLAG SERVICING)

REV.	NUMBER	SIZE CODE	TITLE
*	DV11-0-15	D BS	ASYNCH MUX LINE CARD LINES 0003(04-0)
	8 OF 10		SCALE: 1:1

REV.	CHANGE NO.	DESCRIPTION


THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF SPITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS EQUIPMENT WITHOUT PERMISSION OF SPITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.





(UARTS 00 & 01)

TITLE	ASYNCH MUX LINE	SIZE CODE	D	NUMBER	BSDVII-0-15	REV.	*
SCALE	+	SHEET	9	OF	10	DIST.	




THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION

BERG CONNECTOR



CLOCK GENERATION CHART

CLOCK ADDRESS	BAUD RATE	PERIOD (USEC)
0000	50	1250.00
0001	75	833.33
0010	110	568.18
0011	134.5	464.68
0100	150	416.67
0101	300	208.33
0110	600	104.17
0111	1200	52.08
1000	1800	34.72
1001	2000	31.25
1010	2400	26.04
1100	4800	13.02
1101	7200	8.68
1110	9600	6.51
1111	38400	1.63




(CHART, REGULATORS)

DATE: 1-13-76	FIRST USED ON: DVII
CHKD: [Signature]	TITLE: ASYNCH MUX LINE CARD
ENG: [Signature]	LINES 04-07 (04-1)
PROJ. ENG: [Signature]	
PROO: [Signature]	
NEXT HIGHER ASSY:	
IS-00-DVII-0	SIZE: D 85
SCALE: 1:1	NUMBER: DVII-0-16
SHEET: 1 OF 1	REV: *

REV:	
CHANGE NO.:	
DATE:	

THIS DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION.




(CARD SELECTION, REGISTERS, STROBES, INIT)

REVISIONS		
CHK	CHANGE NO.	REV.





THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE CARD LINES 04-07(04-5)		SIZE/COO D BS	NUMBER DV11-0-16	REV. *
SCALE	SHEET 4 OF 10	DIST.		

D B S D V 1 1 - 0 - 1 6

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF ANY OF THEIR PRODUCTS WITHOUT PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION



(RCV FILES, RCV DATA, MATCH LOGIC)


REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE	SIZE/COORD	NUMBER	REV.
	CARD LINES 04-07 (04-9)	DBS/DVII-0-16		*
SCALE	1:1	SHEET	5 OF 10	DIST.

DBS/DVII-0-16

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS VARIETY WITHOUT PERMISSION. COPYRIGHT © 1971 BY DIGITAL EQUIPMENT CORPORATION.

91-0-111A0 2




(RECEIVER FLAG SERVICE)

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE	SIZE/CODE	D	NUMBER	04-07(04-0)	REV.	*
SCALE		SHEET	6	OF	10	DATE	

D BS DV11-0-16

THE DESIGN AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



(EIA IN & OUT. HALF DUPLEX. BREAK. MAINT LOGIC)


REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE CARD LINES 04-07 (C-1)	SIZE CODE	D BS	NUMBER	DV11-0-16	REV.	*
SCALE	1:1	SHEET	7	OF	10	DIST.	

D BS DV11-0-16

"THE DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL BE KEPT AS CONFIDENTIAL UNLESS SO NOTED BY THE DRAWING OR THE MANUFACTURING OR SALE OF THIS EQUIPMENT WITHOUT PERMISSION OF DIGITAL EQUIPMENT CORPORATION."

NOTES:  
 1. \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.




(TRANSMIT FLAG SERVICING)

TITLE ASYNCH MUX LINE CARD LINES 0407 (04-8)  
 NUMBER D 8S DM1-0-16  
 SCALE 1:1 SHEET 8 OF 10

REV.	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS EQUIPMENT WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO	REV.

(UARTS 04 & 05)

TITLE	ASYNCH MUX LINE CARD LINES 04-07(04-9)	SIZE	0008	NUMBER	D BS DVII-0-16	REV.	*
SCALE	+	SHEET	9	OF	10	DWT.	

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE CONSTRUCTION OR BUILD OF THIS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION







REVISIONS		
CHK	CHANGE NO.	REV.

(UARTS 06 E 07)		TITLE ASYNCH MUX LINE		SIZE CODE	NUMBER	REV.
		CARD LINES 04-07 (04-10)		D	BS DVII-0-16	*
SCALE	SHEET 2 OF 10	DIST.				

D.B.S. DVII-0-16

THIS DRAWING AND INFORMATION HEREON ARE THE PROPERTY OF THE UNITED STATES GOVERNMENT AND ARE TO BE REPRODUCED AS AUTHORIZED BY THE SECRETARY OF THE ARMY AS THE BASIS FOR THE MANUFACTURE OF THIS DRAWING AND INFORMATION HEREON.

BERG CONNECTOR



CLOCK GENERATION CHART

CLOCK ADDRESS	BAUD RATE	PERIOD (USEC)
0000	50	1250.00
0001	75	833.33
0010	110	568.18
0011	134.5	464.68
0100	150	416.67
0101	300	208.33
0110	600	104.17
0111	1200	52.08
1000	1800	34.72
1001	2000	31.25
1010	2400	26.04
1011	3600	17.36
1100	4800	13.02
1101	7200	8.68
1110	9600	6.51
1111	38400	1.63


(CHART: REGULATORS)

DATE: 4-15-76	FIRST USED ON: DVII	REV: 0000
CHK: [Signature]	DATE: 4-15-76	TITLE: ASYNCH MUX LINE CARD LINES 08-11 (04-1)
ENGR: [Signature]	DATE: 4-15-76	
PROJ. ENGR: [Signature]	DATE: 4-15-76	
PROD. R. W. [Signature]	DATE: 4-15-76	
NEXT HIGHER ASSY:	SIZE CODE: D	NUMBER: BS
B: DD-DVII-0	SCALE: 1:1	REV: *
SHEET: 1	OF: 10	CHIT: [Signature]

D BS DVII-0-17



THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, REGISTERS, STROBES, INIT)

D BS 0V11-0-17

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

D 8S DV11-0-17

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION

21-0-11A0 2




REVISIONS		
CHK	CHANGE NO.	REV.

(CRYSTAL CLOCK GENERATION)		TITLE	ASYNCH MUX LINE	SIZE CODE	D 8S	NUMBER	DV11-0-17	REV.	*
CARD LINES 08-11(04-4)		SCALE	1:1	SHEET	4	OF	10	DATE	

D 8S DV11-0-17

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION



- D4-6 ENBL ERROR FLAGS L
- D4-10 OR 11
- D4-10 OR 10
- D4-9 OR 04
- D4-9 OR 04
- D4-10 PE 11
- D4-10 PE 10
- D4-9 PE 04
- D4-9 PE 04
- D4-10 FE 11
- D4-10 FE 10
- D4-9 FE 04
- D4-9 FE 00
- D4-3 BUF MSCAN 00 L
- D4-3 BUF MSCAN 01 L
- D4-3 CARD FLAG SELECT 00 L
- D4-9 RD8
- D4-9 RD7
- D4-9 RD6
- D4-9 RD5
- D4-9 RD4
- D4-9 RD3
- D4-9 RD2
- D4-9 RD1
- D4-6 RCV FILE LOAD L
- D4-6 RCV FILE ADDRS 01 L
- D4-6 RCV FILE ADDRS 00 L
- D4-3 DATA ENABLE 08-11 H

- FL1 MASTER OR L
- FM1 MASTER PE L
- FM1 RECVD DATA 07 L
- FJ1 RECVD DATA 06 L
- FR1 RECVD DATA 05 L
- FS1 RECVD DATA 04 L
- FN1 RECVD DATA 03 L
- FP1 RECVD DATA 02 L
- FN2 RECVD DATA 01 L
- FP2 RECVD DATA 00 L
- D4-5 MATCH 11 00 H
- D4-5 ACTIVE 11 H
- D4-5 ACTIVE 11 L
- D4-5 MATCH 10 00 H
- D4-5 ACTIVE 10 H
- D4-5 ACTIVE 10 L
- D4-5 MATCH 09 00 H
- D4-5 ACTIVE 09 H
- D4-5 ACTIVE 09 L
- D4-5 MATCH 08 00 H
- D4-5 ACTIVE 08 H
- D4-5 ACTIVE 08 L


(RCV FILES, RCV DATA, MATCH LOGIC)

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE	SIZE CODE	NUMBER	REV.
	CARD LINES 08-11 (04-9)	D BS	DVII-0-17	*
SCALE	1	SHEET	5 OF 10	

D BS DVII-0-17

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF THE UNITED STATES GOVERNMENT AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF THIS OR OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE  
CARD LINES 08-11 (04-0)  
SCALE 1:1 SHEET 6 OF 10  
REV. \*

D RS DV11-0-17

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF BENTON ELECTRONIC CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1976 BENTON ELECTRONIC CORPORATION



(EIA IN & OUT, HALF DUPLEX, BREAK, MAINT LOGIC)



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE CARD LINES 08-11 (04-7)	SIZE	3000	NUMBER	D 8S DV11-0-17	REV.	*
SCALE	1:1	SHEET	7	OF	10	DWT.	

D 8S DV11-0-17

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

NOTES:  
1. \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.




(TRANSMIT FLAG SERVICING)  
TITLE ASYNCH MUX LINE  
CARD LINES 08-11 (04-0)  
SCALE 1:1 SHEET 8 OF 10  
DIBS DV11-0-17

REVISIONS

CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.


(UARTS 08 & 09)

TITLE ASYNCH MUX LINE  
CARD LINES 08-11 (04-9)

SCALE	SHEET 9 OF 10	SIZE CODE D BS	NUMBER DV11-0-17	REV. *
-------	---------------	----------------	------------------	--------



THE COMPANY AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF BUILT OR FROM ANY OTHER SOURCE WITHOUT PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION






- D4-8 DB8
- D4-8 DB7
- D4-8 DB6
- D4-8 DB5
- D4-8 DB4
- D4-8 DB3
- D4-8 DB2
- D4-8 DB1
- D4-2 RESET H
- D4-2 BUF LCR 11 H
- D4-2 BUF LCR 12 H
- D4-2 BUF LCR 13 H
- D4-2 PEN L
- 11-2 PEV 10 H
- D4-2 UART STROBE 10 H
- D4-2 PEV 11 H
- D4-2 UART STROBE 11 H

(UARTS 10 E 11)

REVISIONS		
CHK	CHANGE NO.	REV.


THIS DRAWING AND SPECIFICATIONS HEREAFTER AND THE PROPERTY OF THE NATIONAL BUREAU OF STANDARDS AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE CONSTRUCTION OR SALE OF ITEMS UNLESS THE BUREAU OF STANDARDS HAS BEEN ADVISED BY LETTER AND THE BUREAU OF STANDARDS HAS GRANTED PERMISSION TO DO SO.

BERG CONNECTOR



CLOCK GENERATION CHART

CLOCK ADDRESS (DCBA)	BAUD RATE	PERIOD (USEC)
0000	50	1250.00
0001	75	833.33
0010	110	568.18
0011	134.5	464.68
0100	150	416.67
0101	300	208.33
0110	600	104.17
0111	1200	52.08
1000	1800	34.72
1001	2000	31.25
1010	2400	26.04
1011	3600	17.32
1100	4800	13.02
1101	7200	8.68
1110	3600	6.31
1111	38400	1.63




(CHART, REGULATORS)

DRN: 2/13/76	FIRST USED ON: DVII	REV: 000001
CHKD: 1/13/76		
ENG: 1/13/76	TITLE: ASYNCH MUX	
PROJ. ENG. 1/13/76	LINE CARD	
PROJ. R. 1/13/76	LINES 12-15	(04-1)
NEXT HIGHER ASSY:	SIZE CODE: D	NUMBER: 18
B-DD-DVII-0	SCALE: 1	REV: *
SHEET: 1	OF 10	DRY:

REV. 000001  
 CHG. 1/13/76  
 100-100000

D 18S DVII-0-18

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971, DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, REGISTERS, STROBES, INIT)

TITLE	ASYNCH MUX LINE	SIZE CODE	NUMBER	REV.
	CARD LINES 12-15 (04-2)	D	BS DV11-0-18	*
SCALE	SHEET	2	OF	10

D BS DV11-0-18


THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


TITLE ASYNCH MUX LINE CARD LINES 12-15 (04-3)		SIZE FOR D ES	NUMBER DV 11-0-18	REV. *
SCALE	SHEET 3 OF 10	DIST.		

D ES DV 11-0-18



D BS DV11-0-18

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




(RCV FILES, RCV DATA, MATCH LOGIC)

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE CARD LINES 12-15 (04-5)	DESIGN CODE	D8S DV11-0-18	NUMBER		REV.	*
SCALE		SHEET	5 OF 10	DIST.			


THIS DRAWING AND SPECIFICATION HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE CARD LINES 12-15 (04-6)		NUMBER	REV.
D BS DV11-0-18			*
SCALE	SHEET 6 OF 10	DATE	

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS A WRITTEN PERMISSION IS OBTAINED FROM DIGITAL EQUIPMENT CORPORATION.



(EIA IN & OUT, HALF DUPLEX, BREAK, MAINT LOGIC)




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE		SIZE CODE	NUMBER	REV.
CARD LINES 12-15 (04-7)		D BS	DV11-0-18	*
SCALE	SHEET	OF	DST.	
	7	10		



THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF BENTON ELECTRONIC CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT WRITTEN PERMISSION OF BENTON ELECTRONIC CORPORATION

NOTES:  
 1. \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.



(TRANSMIT FLAG SERVICING)

TITLE ASYNCH MUX LINE CARD LINES 12-15(04-B) SIZE EOOD NUMBER D BS DV11-0-18 REV \*

SCALE 1:1 SHEET 8 OF 10 DIST.


REV.	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.

8F-0-11A0 2

D  
C  
B  
A

D  
C  
B  
A




REVISIONS		
CHK	CHANGE NO.	REV.

(UARTS 12 & 13)  
 TITLE ASYNCH MUX LINE  
 CARD LINES 12-15 (04-9)  
 SCALE 1:1 SHEET 9 OF 10  
 SIZE CODE D BS  
 NUMBER DV11-0-18  
 REV. \*

8 7 6 5 4 3 2 1

THIS DRAWING AND INFORMATION HEREIN ARE THE PROPERTY OF THE NATIONAL BUREAU OF STANDARDS AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE CONSTRUCTION OF ANY OTHER DRAWING WITHOUT PERMISSION. COPYRIGHT © 1974, NATIONAL BUREAU OF STANDARDS



(UARTS 14 & 15)

REVISIONS		
CHR	CHANGE NO	REV.

TITLE	ASYNCH MUX LINE	SIZE CODE	D 8S	NUMBER	DV11-0-18	REV.	*
SCALE		SHEET	10	OF	10	DWT.	

DIBS DV11-0-18

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1977 DIGITAL EQUIPMENT CORPORATION


- NOTES:**
1. ALL UNUSED PINS ON J1, J2 GO TO GND
  2. THE SIGNALS 'SEC TX' AND 'SEC RX' REFER TO ASYNCHRONOUS OPERATION ONLY. WHEN THE MODULE IS USED IN A SYNCHRONOUS APPLICATION THE SIGNALS MAY BE USED AS 'NEW SYNC' AND 'DATA SET' ONLY FOR THAT LINE.

**JUMPER TABLE**


JUMPER	BIT
W1	D00
W2	D02
W3	D03
W4	D06
W5	D07
W6	D05
W7	D04
W8	A12
W9	A09
W10	A08
W11	A10
W12	A04
W13	A05
W14	A11
W15	A03
W16	A06
W17	A07

JUMPER REMOVED INTERRUPT VECTOR = 0

JUMPER REMOVED DEVICE SELECT = 1



REF	DESCRIPTION	PART NO.	QTY
REF	Z-Y COORDINATE HOLE LOCATION	K-CO-07007-B-4	1
REF	ASSY/DRILLING HOLE LAYOUT	B-M-07007-B-5	2
REF	MODULE ECO HISTORY	B-M-07007-B-6	3
1	ETCHED CIRCUIT BOARD	0018003	4
8	C04, C06 - C102	CAP 0.1 UF 35V 10%	1000300
80	C1-C03	CAP .01 UF 100V 20%	1001010-02
33	C07-C09	CAP 470 MUF 100V 5%	1000020
1	C99	CAP 200 PF 100V 5%	1000023
4	D1, D2, D3, D4	DIODE 1N4733A	1100243
16	R1-R13, R15, R17, R18	RES 1K 1/4W 5%	1300305
1	R14	RES 100 1/4W 5%	1300220
1	R23	RES 47 1/4W 5%	1300202
1	R19	RES 100 1/4W 5%	1301322
5	R20-R23, R29	RES 750 1/4W 5%	1301401
8	R25-R32	RES 20K 1/4W 10%	1300510
1	R10	RES 200 1/4W 5%	1300500
1	E00, E01, E02, E03, E04, E05, E06, E07, E08, E09, E10, E11, E12, E13, E14, E15, E16, E17, E18, E19, E20, E21, E22, E23, E24, E25, E26, E27, E28, E29, E30, E31, E32, E33, E34, E35, E36, E37, E38, E39, E40, E41, E42, E43, E44, E45, E46, E47, E48, E49, E50, E51, E52, E53, E54	I.C. DEC 7400	1910190
1	E02	I.C. DEC 7417	1000920
1	E03	I.C. DEC 7417	1000920
8	E16, E18, E23, E25, E36, E42	I.C. DEC 1400L	1010222
8	E3, 5, 6, 8, 12, 17, 24, 28	I.C. DEC 1400L	1010323
8	E9, 11, 14, 19, 20, 21, 22, 26	I.C. DEC 74181	1000936
8	E10, 13, 25, 28, 32, 33, 34, 35	I.C. DEC 74175	1010001
1	E10	I.C. DEC 7419	1000070
1	E27	I.C. DEC 7402	1010040
8	E17, E40, E51, E55, E60	I.C. DEC 8001	1000725
2	E50, E59	I.C. DEC 7400	1000570
7	E31, E37, E43, E45, E46, E53, E54	I.C. DEC 8040	1011400
1	E50	I.C. DEC 7474	1000047
1	E01	I.C. DEC 74004	1000031
3	E44	I.C. DEC 74000	1000050
3	E30, E40, E47	I.C. DEC 9242	1000712
1	E41	I.C. DEC 74123	1010430
1	E40	I.C. DEC 74074	1000007
1	E10	I.C. DEC 8015	1000713
2	E50 E57	I.C. DEC 7402	1000004
4	HANDLE FLIP CHIP	0000327-B	31
2	J1, J2	40 PIN HEADER	1200040
10	R1-R10	JUMPER (INSULATED)	0000400
8	EYELET HANDLE	9006734	40
1	R30	RES 330 1/4W 5%	1300255
2	LEFT LATCH	1209941-03	42
2	RIGHT LATCH	1209941-04	43
1	R24	RES. 10K, 1/4W, 5%	1300475



IC TYPE	QTY	LOC
DEC IC 8640	1	0
DEC IC 7400	8	16
DEC IC 7415	8	16
DEC IC 74151	8	16
IC TYPE	GND	+5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

**IC PIN LOCATIONS**

REVISIONS

REV	DATE	BY	DESCRIPTION
1	4-2-74	J. McINTYRE	ORIGINAL
2	4-2-74	J. McINTYRE	REVISED
3	4-2-74	J. McINTYRE	REVISED
4	4-2-74	J. McINTYRE	REVISED
5	4-2-74	J. McINTYRE	REVISED
6	4-2-74	J. McINTYRE	REVISED
7	4-2-74	J. McINTYRE	REVISED
8	4-2-74	J. McINTYRE	REVISED
9	4-2-74	J. McINTYRE	REVISED
10	4-2-74	J. McINTYRE	REVISED

digital EQUIPMENT CORPORATION

**BUS CONTROL & MUX**


D/CSM7807-0-1 H

SCALE: 1 OF 7

SEMICONDUCTOR CONVERSION CHART








THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION.

- D6 RING 8 L
- D6 RING 9 L
- D6 RING 10 L
- D6 RING 11 L
- D6 RING 12 L
- D6 RING 13 L
- D6 RING 14 L
- D6 RING 15 L


\* SEE NOTE 2.

REVISIONS		
CHK	CHANGE NO	REV

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION.



D3 B LINE CNT LSB H  
D3 B LINE CNT + H  
D3 B LINE CNT MSB H



D7 D00 N (ANI)  
D7 D05 N (BIE)  
D7 D01 N (BPI)  
D7 D02 N (BKE)


REVISIONS		
CHK	CHANGE NO	REV

TITLE	BUS CONTROL & MUX	SIZE CODE	(04)	NUMBER	D CS M7807-0-1	REV.	H
SCALE	7-1	SHEET	5 OF 7	DIST.			

DCS M7807-2-1 H




THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO	REV

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1970 DIGITAL EQUIPMENT CORPORATION



\* SEE NOTE 2.

REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	BUS CONTROL & MUX	SIZE CODE	(06)	NUMBER	D CS M7807-0-1	REV.	H
SCALE	1-1	SHEET	7 OF 7	DIST.			

DCS M7807-0-1 H

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF SUCH IC ITEMS WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.

**NOTES:**


- FOR -15V TO -10V AND +15V TO +10V SEE SHEET 7 OF 7
- THE SIGNALS "SEC TX" AND "SEC RX" REFER TO ASYNCHRONOUS OPERATION ONLY. WHEN THE MODULE IS USED IN A SYNCHRONOUS APPLICATION THE SIGNALS MAY BE USED AS "NEW SYNC" AND "DATA SET RDY" FOR THAT LINE.



DEC NO.	QTY	DESCRIPTION	PART NO.	REV
DEC 4015	8		16	
DEC 8271	8		16	
DEC 7489	8		16	
DEC 8640	1		8	
DEC 8266	8		16	
DEC 74123	8		16	
DEC 7442	8		16	
DEC 74175	8		16	
DEC 74151	8		16	
IC TYPE		GND	+5V	

GND AND +5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

IC PIN LOCATIONS



REV	DATE	BY	CHKD	DESCRIPTION
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				
29				
30				
31				
32				
33				
34				
35				
36				
37				
38				
39				
40				
41				
42				
43				
44				

REF	QTY	REF DESIGNATION	DESCRIPTION	PART NO.	REV
REF			3-V COORDINATE HOLE LOCATION	E-02-87000-1-1	1
REF			ASSY/DRILL HOLE LAYOUT	0-AM-87000-1-1	2
REF			HOLE ECD HISTORY	0-AM-87000-1-1	3
1			ETCHED CIRCUIT BOARD	501004	4
50		E1-9,9-11-50	CAP .01 UF, 100V, ±20%	1001010-00	5
30		C4,10,36,65-50	CAP 470 PF, 100V, ±5%	1000024	6
1		E00	CAP 62 PF, 100V, ±5%	1000015	7
6		C01 THRU C04	CAP 6.8 UF, 30V, ±10%	1000300	8
4		E1,2,3,4	DIODE 1N4733A ZENER	1100043	9
2		J1,J2	CONNECTOR 40 PIN	1200041	10
20		E1-4,10-30,32-36,40-43	RES. 750 1/4W 5%	1201401	11
1		R01	RES. 220 1/4W 5%	1200271	12
8		E18-17	RES. 300 1/4W 10%	1200010	13
1		E00	RES. 300 1/4W 5%	1200000	14
1		E00	RES. 300 1/4W 5%	1300295	15
4			HANDLE FLIP CHIP	000027-00	16
8			EYELET	0000722	17
1		E00	I.C. DEC 7474	1000041	18
8		E19,20,24,25,29,30,34,36	I.C. DEC 1489L	1010022	19
8		E17,18,22,23,27,28,32,33	I.C. DEC 74151	1000026	20
8		E4,7,10,13,19,21,26,31	I.C. DEC 74175	1010051	21
8		E8,9,9,11,12,15	I.C. DEC 1400	1010022	22
2		E14,40	I.C. DEC 7410	1000070	23
1		E2	I.C. DEC 7442	1010040	24
2		E1,42	I.C. DEC 7417	1000020	25
1		E0	I.C. DEC 74123	1010030	26
4		E3,30,34,00	I.C. DEC 8001	1000700	27
2		E30,32	I.C. DEC 8280	1000034	28
2		E41,44	I.C. DEC 8030	1011117	29
1		E40	I.C. DEC 8640	1011403	30
1		E51	I.C. DEC 7418	1000020	31
1		E50	I.C. DEC 7400	1010300	32
1		E37	I.C. DEC 74167	1010030	33
2		E40,47	I.C. DEC 7400	1000070	34
1		E32	I.C. DEC 7400	1010100	35
2		E35,37	I.C. DEC 8015	1000710	36
2		E40,43	I.C. DEC 7404	1000000	37
1		E40	I.C. DEC 8271	1000015	38
2		E30,30	I.C. DEC 4015	1010007	39
1		E50	I.C. DEC 7400	1010011	40
2		R5,30	RES. 10K, 1/4W, 5%	2000470	41
2			LEFT LATCH	1209941-03	42
2			RIGHT LATCH	1209941-04	43
A/R			WIPE 30 AWG	905740-55	44

ETCH BOARD REV **D**

**digital** EQUIPMENT CORPORATION

TITLE: **MODEM CONTROL**

DCS M7800-0-1


SHEET 7 OF 7

SCALE: NONE

SEMICONDUCTOR CONVERSION CHART




THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF BENTON ENGINEERING CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM BENTON ENGINEERING CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	MODEM CONTROL (00)	REV. CODE	D CS	NUMBER	M7808-0-1	REV.	U
SCALE		SHEET	3 OF 7	DATE			

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO	REV



(MUX)		TITLE	SCALE	SHEET	OF	7	DIST.	DATE	REV.
MODEM CONTROL		(D9)		4	OF	7			J

\*SEE NOTE 2.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION



D9 LINE CNT LSB H  
D9 LINE CNT + H  
D9 LINE CNT MSB H




\* SEE NOTE 2.

REVISIONS		
CHK	CHANGE NO	REV

TITLE		NUMBER		REV
MODEM CONTROL (010)		DCSM7808-0-1		J
SCALE	SHEET 5 OF 7	DIST		


THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 BY DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO	REV



THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.



\* SEE NOTE 2

REVISIONS		
CHK	CHANGE NO	REV

(EIA LEVEL CONVERTERS)

TITLE	MODEM CONTROL (D12)	DATE CODE	DCSM7808-0-1	NUMBER		REV.	J
SCALE		SHEET	7 OF 7	DIST.			