

CUSTOMER PRINT SET					ELECTRICAL					CUSTOMER PRINT SET					ELECTRICAL				
1					NO OF SHT	DESCRIPTION	OPTION NO / FILE DATE	1					NO OF SHT	DESCRIPTION	OPTION NO / FILE DATE				
X				1	9	D-UA-DV11-0-0		X				6	D-CS-M7836-0-1	10	ALU AND TRANSFER BUS				
X					36	A-SP-DV11-0-1							K-CO-M7836-0-4	1	X-Y COORDINATE HOLE LOCATION				
		X			3	A-SP-DV11-0-2							D-AH-M7836-0-5	1	ASSY/DRILLING HOLE LAYOUT				
		X			19	A-SP-DV11-0-3							B-MH-M7836-0-6	1	MODULE ECO HISTORY				
X		X			3	A-SP-DV11-0-4													
X					1	A-PL-DV11-0-5													
X					1	A-PL-DV11-0-6													
X					2	D-BD-DV11-0-8		X				7	D-CS-M7837-0-1	11	UNIBUS DATA AND NPR CONTROL				
X					1	C-IC-DV11-0-9							K-CO-M7837-0-4	1	X-Y COORDINATE HOLE LOCATION				
X					9	D-BS-DV11-0-10							D-AH-M7837-0-5	1	ASSY/DRILLING HOLE LAYOUT				
X					9	D-BS-DV11-0-11							B-MH-M7837-0-6	1	MODULE ECO HISTORY				
X					9	D-BS-DV11-0-12													
X					9	D-BS-DV11-0-13													
C					13	K-CS-DV11-0-14													
								X				8	D-CS-M7838-0-1	11	ROM, RAM & BRANCH				
													K-CO-M7838-0-4	1	X-Y COORDINATE HOLE LOCATION				
													D-AH-M7838-0-5	1	ASSY/DRILLING HOLE LAYOUT				
													B-MH-M7838-0-6	1	MODULE ECO HISTORY				
													K-CS-M7838-0-8	9	23-A101A2 (ROM LIST)				
													K-CS-M7838-0-9	9	23-A102A2 (ROM LIST)				
X				2	1	D-AD-7010834-0-0							K-CS-M7838-0-10	9	23-A103A2 (ROM LIST)				
					1	A-WT-7010834-0							K-CS-M7838-0-11	9	23-A104A2 (ROM LIST)				
X					1	D-IA-7010835-0-0							K-CS-M7838-0-12	9	23-A105A2 (ROM LIST)				
													K-CS-M7838-0-13	9	23-A106A2 (ROM LIST)				
													K-CS-M7838-0-14	9	23-A107A2 (ROM LIST)				
													K-CS-M7838-0-15	9	23-A108A2 (ROM LIST)				
X				3	1	D-AD-7010655-0-0													
C					1	K-WL-DV11-0-7													
								X				9	D-CS-M7839-0-1	9	SYNCH MUX LINE CARD				
													K-CO-M7839-0-4	1	X-Y COORDINATE HOLE LOCATION				
X				4	1	D-IA-7010719-0-0							D-AH-M7839-0-5	1	ASSY/DRILLING HOLE LAYOUT				
													B-MH-M7839-0-6	1	MODULE ECO HISTORY				
X				5	1	D-CS-5411420-0-1													
					1	K-CO-5411420-0-4													
					1	D-AH-5411420-0-5													
					1	B-MH-5411420-0-6													

CUSTOMER PRINT SET CODES	X = PRINT OF DOCUMENT INCLUDED IN PRINT SET C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED	TITLE	BASIC ASSY (DV11)	SIZE	CODE	NUMBER	REV
				SHEET 3 OF 5	B DD	DV11-0	B

CUSTOMER PRINT SET		MECHANICAL					CUSTOMER PRINT SET		MECHANICAL						
1	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE		MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE
		1	D-UA-DV11-Ø-Ø		9	BASIC ASSY (DV11)									
			D-MD-7408510-0-0		1	CROSS BAR CABLE BRKT									
			C-IA-7408283-0-0		1	SIDE BAR SUPPORT									
			C-IA-7411632-0-0		1	STRAIN RELIEF									
			C-IA-7411633-0-0		1	CLAMP, STRAIN RELIEF									
		2	D-AD-7010834-0-0		1	LOGIC ASSY (DV11)									
			D-IA-7010835-0-0		1	POWER HARNESS (DV11)									
		3	D-AD-7010655-0-0		1	WIRED ASSY (DV11)									
		4	D-IA-7010719-0-0		1	BACKPLANE ASSY									
		12	C-UA-M92Ø-Ø-Ø		1	INTERNAL BUS CONN ASSY									
			A-PL-M92Ø-Ø-Ø		1	INTERNAL BUS CONN. M92Ø									
			A-DC-7407806-0-0		1	DEC UNIBUS DECAL									
		13	B-DD-H317-Ø		3	H317 CABLE BOX ASSY									
		14	C-IA-BCØ8R-Ø-Ø		1	MODEM I/O CABLE ASSY									

CUSTOMER PRINT SET CODES
X = PRINT OF DOCUMENT INCLUDED IN PRINT SET
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED


TITLE
BASIC ASSY (DV11)

SHEET 5 OF 5
SIZE CODE B DD

NUMBER
DV11-Ø

REV
B

ALL DIMENSIONS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION.



SEE NOTE #4
(SHEET # 1)

NOTE:
FOR ROUTING BCQSD CABLES FROM
DISTRIBUTION PANELS TO MODEMS,
SEE SHEET #3 FOR ROUTING
BCQER CABLES.

DISTANCE EXAGGERATED TO
SHOW CABLE DETAIL

14 REF
15 REF

ITEM #15 NOT
SHOWN FOR CLARITY

THIS STRAIN RELIEF AND CLAMP FOR
2ND DVII-BA

THIS STRAIN RELIEF AND CLAMP FOR
1ST DVII-BA

REF

NO CLAMP (ITEM #15) IS
USED ON THIS STRAIN
RELIEF


DIA DVII-2-0

REVISIONS		
CHK	CHANGE NO	REV.

TITLE	BASIC ASSY DVII	SIZE CODE	DIA	NUMBER	DVII-2-0	REV.	
SCALE	11/16"	SHEET	2 OF 4	DIST.			

8 7 6 5 4 3 2 1

ALL DIMENSIONS AND SPECIFICATIONS UNLESS OTHERWISE SPECIFIED ARE THE PROPERTY OF THE MANUFACTURER AND SHALL BE THE RESPONSIBILITY OF THE BUYER. THE BUYER SHALL BE RESPONSIBLE FOR THE PROPER USE OF THE EQUIPMENT. THE BUYER SHALL BE RESPONSIBLE FOR THE PROPER MAINTENANCE OF THE EQUIPMENT. THE BUYER SHALL BE RESPONSIBLE FOR THE PROPER OPERATION OF THE EQUIPMENT.




REVISIONS		
CHK	CHANGE NO.	REV

TITLE	BASIC ASSY DV11	SIZE CODE	D UA	NUMBER	DV11-0-0	REV.	
SCALE	NONE	SHEET	7	OF	9	DIST	

DUA DV11-0-0


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION, AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION.

D
C
B
A



FROM MODULES (DETAIL "A") BEND "A" TO H317C DISTRIBUTION TO PANEL (DETAIL "E")

NOTE THAT UJ9, UJ11, LJ12, LJ10 CABLES CAN PASS THROUGH THE FOLDED AREA AS SHOWN BY DOTTED ARROW AND SOLID ARROW. NOTE THAT FOLDED CABLE IS INSTALLED IN DETAIL "B" UPSIDE DOWN FROM VIEW SHOWN IN DETAIL "C" - REFER TO POSITION OF BEND "A".



NOTES:
A. INSTALL VINYL FOAM BETWEEN UNIBUS & OTHER CABLES WHERE UNIBUS GOES THRU CABLE CLAMPS.
B. DVII-BA DISTRIBUTION PANEL (H317C) CONTAINING D-CS-54-1153) REFER TO DETAILS "E" AND "F" ON SHEET # 7.

D
C
B
A


REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	BASIC ASSY. DVII	SIZE CODE	DUA	NUMBER	DVII-0-0	REV.	
SCALE	NONE	SHEET	6	TOTAL	7	DWT.	

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION.

VIEW FROM SLOT SIDE

- NOTES:
1. IF END OF BUS REPLACE M920 WITH M920.
 2. IF LAST UNIT IN BASIC PDX REPLACE M920 WITH BC11A CABLE END WHEN EXPANDING TO PERIPHERAL BOX.
 3. IF FIRST UNIT IN EXPANDER BOX REPLACE M920 WITH BC11A CABLE END.
 4. TWO M7839 CARDS ITEM #22 ARE LOCATED IN SLOTS 5 & 6 FOR FIRST DVII-PA; FOR SECOND DVII-PA LOCATE TWO MORE M7839 CARDS TO SLOTS 7 & 8.



REVISIONS		
CHK	CHANGE NO	REV

REVISIONS
 DATE
 BY
 REASON

VECTORS:

OCTAL TO SWITCH POSITION CONVERSION

7837

OCTAL	VECTORS			VECTORS		
	1	2	3	5	4	3
	8	7	6	5	4	3
300	ON	OFF	OFF	ON	ON	ON
304	ON	OFF	OFF	ON	ON	ON
310	ON	OFF	OFF	ON	ON	OFF
314	ON	OFF	OFF	ON	ON	OFF
320	ON	OFF	OFF	ON	OFF	ON
324	ON	OFF	OFF	ON	OFF	ON
330	ON	OFF	OFF	ON	OFF	OFF
334	ON	OFF	OFF	ON	OFF	OFF
340	ON	OFF	OFF	OFF	ON	ON
348	ON	OFF	OFF	OFF	ON	OFF
354	ON	OFF	OFF	OFF	ON	OFF
370	ON	OFF	OFF	OFF	OFF	ON
400	OFF	ON	ON	ON	ON	ON
410	OFF	ON	ON	ON	ON	OFF
420	OFF	ON	ON	ON	OFF	ON
430	OFF	ON	ON	ON	OFF	OFF

*VECTOR BIT 2 IS CONTROLLED BY DV11 LOGIC

POP 11 BIT TO OCTAL DIGIT CORRESPONDANCE

POP 11 BIT	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
EXAMPLE	1	1	1	1	1	1	0	0	0	0	0	0	7	5	0	0	0	0
OCTAL	6TH			5TH			4TH			3RD			2ND			1ST		
DIGIT	7			7			5			0			0			0		
EXAMPLE	7			7			5			0			0			0		

NOTE: I/O DEVICE ADDRESS IN #11 LITERATURE ARE VARIOUSLY GIVEN AS 760 000 THRU 777 777 AND AS 160 000 THRU 177 777. THESE ARE EQUIVALENT IN MACHINES WITHOUT MEMORY MANAGEMENT. WHENEVER BITS 15, 14, AND 13 ARE ALL "1" (15X XXX OR 17X XXX) THE PROCESSOR ALSO MAKES BITS 17 AND 18 "1" (76X XXX OR 77X XXX) [ON MACHINES WITH MEMORY MANAGEMENT I/O DEVICE ADDRESSES ARE IN PHYSICAL MEMORY AT 760 000 THRU 777 777. THEY ARE ONLY AVAILABLE TO A PROGRAM IF SOME VIRTUAL ADDRESS AREA IS MAPPED INTO THIS PHYSICAL AREA.]

JUMPERS AND MODIFICATIONS
 BR LEVEL SELECT BOARD - N7837
 BR PLUG SHOULD BE 5408778 (LEVEL #5)
 (AS SUPPLIED STANDARD)

OCTAL TO JUMPER CONVERSIONS FOR M7807

OCTAL	VECTORS			VECTORS		
	1	5	ACTORS	6	7	3
	8	7	6	5	4	3
300	OUT	IN	IN	OUT	OUT	OUT
304	OUT	IN	IN	OUT	OUT	OUT
310	OUT	IN	IN	OUT	OUT	IN
314	OUT	IN	IN	OUT	OUT	IN
320	OUT	IN	IN	OUT	IN	OUT
324	OUT	IN	IN	OUT	IN	OUT
330	OUT	IN	IN	OUT	IN	OUT
410	IN	OUT	OUT	OUT	IN	OUT

ADDRESSES:

M7836
 DV11 DATA CONTROL ADDRESS OFF-1, ON-0
 BITS 9, 11, 12 ARE OFF
 BIT 10 IS ON

OCTAL	VECTORS			VECTORS		
	8	7	6	5	4	3
000	ON	ON	ON	ON	ON	ON
040	ON	ON	ON	OFF	ON	ON
100	ON	ON	OFF	ON	ON	ON
140	ON	ON	OFF	OFF	ON	ON

M7807
 DV11 MODERN CONTROL ADDRESS OUT-1, IN-0
 BITS 9, 11, 12 ARE OUT
 BIT 10 IS IN

OCTAL	VECTORS			VECTORS		
	8	7	6	5	4	3
020	IN	IN	IN	IN	OUT	IN
060	IN	IN	IN	OUT	OUT	IN
120	IN	IN	OUT	IN	OUT	IN
160	IN	IN	OUT	OUT	OUT	IN

OUT
126

REVISIONS

CHR	CHANGE NO	REV

TITLE	DATE	EGGID	NUMBER	REV.

ENGINEERING SPECIFICATION

DATE May 17, 1974

TITLE DV11 Communications Multiplexor

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE
A	ECO CHANGE	00001	J. McNAMARA	5-75		

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture of any item without written permission.

ENG	APPD	SIZE	CODE	NUMBER	REV
		A	SP	DV11-0-1	A

DEC 16 (392) 1075-N971
DRA 107

TITLE DV11 Communications Multiplexor

General Description

The DV11 is a sixteen line synchronous multiplexor for the PDP-11 family of computers.

The DV11 is designed to achieve very high throughput (16 lines times 1200 characters per second times two directions equals 38,400 characters per second) by use of NPR transfers on both transmission and reception. The use of control bytes stored in core tables makes the DV11 essentially a classical state machine and permits it to achieve hardware throughput capabilities without committing the hardware design to any specific protocol.

The DV11 is housed in a nine slot double system unit and includes a distribution panel for each eight line group and a complete sixteen line modem control identical to the DM11-BB modem control, but with Data Set Ready and New Sync substituted for Secondary Receive and Secondary Transmit respectively.




Figure 1: Block Diagram of DV11

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

DEC FORM NO DEC 16 (381) 1022-N370
DRA 108

SHEET 2 OF 36

TITLE DV11 Communications Multiplexor

The basic elements of the DV11 are shown in figure 1.

The Synchronous Receivers (16) assemble characters received from serial communications lines and assert a flag as each character is received. The Synchronous Transmitters (16) disassemble characters and transmit them on serial communications lines and assert a flag whenever they can accept another character for transmission.

The Master Scanner sequentially checks the Synchronous Receivers and Synchronous Transmitters for each line to see if flags exist.

The Character Processor is a ROM controlled microprocessor which handles all characters received or transmitted by the DV11. It controls all non-Unibus data transfers and steps the Master Scanner. Except for those occasions where a Unibus instruction or NPR transfer involving the DV11 is taking place, the microprocessor never stops.

The Received Character Storage Silo is a first-in, first-out storage buffer. While most characters received by the DV11 will propagate through this buffer and be directly transferred to PDP-11 core by means of an NPR transfer, the occasion may arise when the attention of the PDP-11 program is required before this is done in the case of a particular character. To prevent the Synchronous Receivers from experiencing data overruns during the interval that the DV11 is awaiting program attention, the microprogram will continue to load the received characters into the first-in first-out buffer, but the action of the Character Processor in withdrawing characters from the buffer will cease until the PDP-11 program responds to the interrupt caused by the special character at the bottom of the silo buffer. The character which requires PDP-11 program attention is copied into the Next Received Character Register at the time the aforementioned interrupt is generated.

The Next Received Character Register is a Unibus addressable register used by the microprogram to show the PDP-11 program any received character, along with line number and error flags, for which the microprogram requires assistance in processing.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

DEC FORM NO DEC 16 (381) 1022-N370

TITLE DV11 Communications Multiplexor

The NPR Control is the hardware which the microprogram uses to gain control of the Unibus in order to store received characters, obtain characters for transmission, and obtain control bytes that direct the character processing.

The RAM contains the current addresses and byte counts used in the aforementioned NPR transfers. The initial values are loaded by the PDP-11 program via the Unibus and these values are subsequently updated by the microprogram. The RAM also contains a line protocol byte for each line by which the PDP-11 program can specify what action is to be taken when the byte count reaches zero and what type of block check polynomial should be used. In addition, a line state byte is stored for each line providing a snapshot of what microprogram activity is in progress on a particular line.

Operation

The Master Scanner checks both Synchronous Receivers and Synchronous Transmitters for flags indicating that characters are to be read from them (receivers) or loaded into them (transmitters).

If the Master Scanner finds a receiver flag, the microprocessor performs a data transfer operation reading a character from that Synchronous Receiver and loading it into the Received Character Storage Silo.

If the Master Scanner finds a transmitter flag, the microprocessor utilizes the NPR Control to obtain a character from core and to obtain a control byte from core. The control byte contains information regarding any special treatment the character is to receive during transmission. After any such treatment, the microprocessor loads that character into that Synchronous Transmitter for transmission.

In addition to servicing Synchronous Receiver flags and Synchronous Transmitter flags, the microprocessor also retrieves characters from the Received Character Storage Silo. As removed from the character storage silo, each character is accompanied by its line number and error flags.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

DEC FORM NO DEC 16 (381) 1022-N370

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
<p>If any of the error flags are set, the microprocessor places the character in the Receiver Interrupt Character Register and generates an interrupt. If there are no error flags set, the microprocessor appends "Mode bits" to the high order end of the character and uses the resultant expanded character as an offset in a core table from which a control byte appropriate to that character and mode is retrieved. The control byte indicates whether or not an interrupt should be generated (i.e., special character), whether or not the character should be included in the block check character calculation, whether or not the character should be stored in the core message table for that line, and whether or not the "mode bits" for that line should be changed. In those cases where the microprocessor deposits a character in the Receiver Interrupt Character Register (either because of error flags or as a result of information in the control byte), no further action** is taken by the microprocessor in retrieving characters from the received character storage silo until so directed by the setting of System Control Register bit #8 - Receiver Interrupt Response Complete.</p> <p>The details of DV11 operation are best understood by reference to the register bit explanations which follow.</p> <p>*Mode bits are always loaded into bits #8, #9, and #10. Thus, the core tables containing the mode bytes always contain 256 bytes for each mode - i.e., all received characters are treated as 8-bit characters.</p> <p>**If the program is too tardy in servicing the Receiver Interrupt Character Register, the silo will overflow - See System Control Register (address X#0) bit 14.</p>			
SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

DEC FORM NO DEC 16 (381)-1022-N370
DRA 108

SHEET 5 OF 36

ENGINEERING SPECIFICATION		CONTINUATION SHEET													
TITLE DV11 Communications Multiplexor															
<p>System Control Register - Address X#0</p> <p>The System Control Register is a byte addressable register. The bit assignment is as follows:</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>#0</td> <td>Microprocessor This bit when set permits the DV11 to cycle the Microprocessor that controls the DV11. This is read/write, CLEARED by Initialize. System programs must set this bit for the DV11 to function.</td> </tr> <tr> <td>#1</td> <td>ROM Single Step (For Maintenance Use) This bit permits the PDP-11 program to execute one ROM cycle (only). This bit is read/write, cleared by Initialize. When the ROM cycle begins, this bit is automatically cleared.</td> </tr> <tr> <td>#2</td> <td>ROM Branch Disable (For Maintenance Use) This bit when set assures that the DV11 microcode will not branch if the ROM cycles to a branch instruction while this bit is set. This bit is read/write, cleared by Initialize.</td> </tr> <tr> <td>#3</td> <td>ROM Data Source Select (For Maintenance Use) This bit when set enables the ROM Data Register (a microprocessor register) to be loaded from the Unibus by doing a write into the Special Functions Register (address X12). This bit is read/write, cleared by Initialize.</td> </tr> <tr> <td>#4-#5</td> <td>Memory Extension The information stored in these bits becomes bits 16 and 17 respectively of any current address or control table base address loaded by the program into the RAM. These bits are read/write (cleared by Initialize) but when read, represent only the status of bits 4 and 5 of the System Control Register, not the status of address bits 16 and 17 of the selected line. See the Line Control Register for further information. This arrangement permits interrupt service routines to save the contents of the System Control Register accurately.</td> </tr> </tbody> </table>				Bit	Description	#0	Microprocessor This bit when set permits the DV11 to cycle the Microprocessor that controls the DV11. This is read/write, CLEARED by Initialize. System programs must set this bit for the DV11 to function.	#1	ROM Single Step (For Maintenance Use) This bit permits the PDP-11 program to execute one ROM cycle (only). This bit is read/write, cleared by Initialize. When the ROM cycle begins, this bit is automatically cleared.	#2	ROM Branch Disable (For Maintenance Use) This bit when set assures that the DV11 microcode will not branch if the ROM cycles to a branch instruction while this bit is set. This bit is read/write, cleared by Initialize.	#3	ROM Data Source Select (For Maintenance Use) This bit when set enables the ROM Data Register (a microprocessor register) to be loaded from the Unibus by doing a write into the Special Functions Register (address X12). This bit is read/write, cleared by Initialize.	#4-#5	Memory Extension The information stored in these bits becomes bits 16 and 17 respectively of any current address or control table base address loaded by the program into the RAM. These bits are read/write (cleared by Initialize) but when read, represent only the status of bits 4 and 5 of the System Control Register, not the status of address bits 16 and 17 of the selected line. See the Line Control Register for further information. This arrangement permits interrupt service routines to save the contents of the System Control Register accurately.
Bit	Description														
#0	Microprocessor This bit when set permits the DV11 to cycle the Microprocessor that controls the DV11. This is read/write, CLEARED by Initialize. System programs must set this bit for the DV11 to function.														
#1	ROM Single Step (For Maintenance Use) This bit permits the PDP-11 program to execute one ROM cycle (only). This bit is read/write, cleared by Initialize. When the ROM cycle begins, this bit is automatically cleared.														
#2	ROM Branch Disable (For Maintenance Use) This bit when set assures that the DV11 microcode will not branch if the ROM cycles to a branch instruction while this bit is set. This bit is read/write, cleared by Initialize.														
#3	ROM Data Source Select (For Maintenance Use) This bit when set enables the ROM Data Register (a microprocessor register) to be loaded from the Unibus by doing a write into the Special Functions Register (address X12). This bit is read/write, cleared by Initialize.														
#4-#5	Memory Extension The information stored in these bits becomes bits 16 and 17 respectively of any current address or control table base address loaded by the program into the RAM. These bits are read/write (cleared by Initialize) but when read, represent only the status of bits 4 and 5 of the System Control Register, not the status of address bits 16 and 17 of the selected line. See the Line Control Register for further information. This arrangement permits interrupt service routines to save the contents of the System Control Register accurately.														
SIZE	CODE	NUMBER	REV												
A	SP	DV11-0-1	A												

DEC FORM NO DEC 16 (381)-1022-N370
DRA 108

SHEET 6 OF 36

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
#6	Receiver Interrupt Enable	This bit, when set, permits the setting of bit 7 to generate an interrupt request. RW Init. clears.	
#7	Receiver Interrupt (Vector A)	This bit, when set, indicates that the microprocessor has either (1) withdrawn a byte from a core control table indicating that an interrupt should be generated for the character presently being processed, or (2) the character presently being processed has one or more of its associated error flags set or (3) experienced a zero byte count, non-existent memory location, or memory parity error in processing this character. The program should respond to this interrupt by setting SCR#8. (The program might wish to alter the Control Byte Storage Register before setting SCR#8.) This bit is read only except when SCR#9 is set. It is cleared by Initialize.	
#8	Receiver Interrupt Response	The setting of this bit clears SCR#7 and allows the microprocessor to take action on the character in the RICR (according to the information stored in the Receiver Control Byte Storage Register) and to continue removing characters from the receive silo for processing.	
#9	Bit 7 & 15 Write Enable (Maintenance)	This bit, when set, permits the program to write bits 7 and 15 of this register. This bit is read/write, cleared by Initialize. This register must be word addressed when and while this bit (SCR#9) is set.	
#10	NPR Status Overflow Interrupt	This bit, when set, indicates that the DV11 hardware checked the NPR status register (a silo) and found that there was no room due to insufficient program attention to servicing this register. All DV11 transmitter action in performing NPR transfers will cease until this condition is corrected. This bit is read/write, cleared by Initialize.	
SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

DEC FORM NO DEC 16 (381)-1022-N370
DRA 108

SHEET 7 OF 36

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
11	Master Clear	This bit, when set, generates "Initialize" within the DV11 data handling sections (It does not affect the modem control.). The silos (both received character and NPR status*) are cleared. The secondary registers are not cleared. This bit is read/write and is self-clearing.	
12	Storage Interrupt Enable	This bit, when set, permits the setting of bit 12 to generate an interrupt request. Read/write, cleared by Initialize.	
13	NPR Status Interrupt Enable	This bit, when set, permits the setting of bit 15 to generate an interrupt request. This bit is read/write, cleared by Initialize.	
14	Unused		
15	NPR Status Interrupt (Vector B)	This bit is set whenever there is one or more entries in the NPR Status Register, which is a silo-type register. The reading of that read-once register clears this bit, but it resets again if a new entry moves down into the register to replace the previously read entry. This bit is read only except when SCR#9 is set, when it is read/write. This bit is cleared by Initialize.	
*The NPR Status Register Bit 15 ("Entry Present") is cleared by Initialize; the other bits are not.			
SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

DEC FORM NO DEC 16 (381)-1022-N370
DRA 108

SHEET 8 OF 36

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
Receiver Interrupt Character Register - Address X#2			
This register is read only, cleared by Initialize.			
<u>Bits</u>	<u>Description</u>		
00-07	Interrupting Character		
	These bits contain the interrupting character, right justified. The least significant bit is bit 00. On parity-equipped characters, less than 8 bits, the parity bit will appear immediately to the left of the highest order bit in the character. See special note associated with Error Code 0101 below.		
08-11	Line Number		
	The bits indicate the line number on which the interrupting character was received. Bit 8 is the least significant bit.		
12-15	Error Code		
	These bits indicate the reason that the character shown in bits 00-07 generated an interrupt request.		
	Refer to Chart.		
<u>Error Code Bit</u>	<u>Meaning</u>		
15 14 13 12			
0 0 0 0	SPECIAL CHARACTER		
	The receipt of this character caused the seizure of a control byte which had bit 00 (generate interrupt) set indicating that this is a special character.		
0 0 0 1	PARITY ERROR		
	This character was received with a parity sense opposite to that selected for this line by the parity sense switches on the line card.		
0 0 1 0	OVERRUN		
	The character(s) preceding this character on this line has (have) been lost due to failure of the DV11 receiver system to keep up with the incoming character rate on this line.		
	SIZE	CODE	NUMBER
	A	SP	DV11-0-1
			REV
			A

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
<u>Error Code Bit</u>	<u>Meaning</u>		
15 14 13 12			
0 0 1 1	PARITY ERROR AND OVERRUN		
	(see previous listings)		
0 1 0 0	BYTE COUNT WARNING		
	This character has been stored, but it is the last character that can be stored for this line as the byte count is now zero for reception on this line.		
0 1 0 1	BLOCK CHECK COMPLETED		
	A block of text or data and the associated block check characters have been received and the program should now check the accumulated receiver block check; the DV11 presents the OR of the high and low bytes of that register in bits 00-07 of this register.		
0 1 1 0	UNDEFINED		
0 1 1 1	UNDEFINED		
1 0 0 0	BYTE COUNT ZERO		
	This character was not stored, as the byte count for reception on this line is zero and thus there is no place to store this character.		
1 0 0 1	UNDEFINED		
1 0 1 0	UNDEFINED		
1 0 1 1	UNDEFINED		
1 1 0 0	PROCESSING ERROR 00		
	A nonexistent memory time-out occurred when the DV11 attempted to store this character.		
1 1 0 1	PROCESSING ERROR 01		
	A nonexistent memory time-out occurred when the DV11 attempted to obtain the control byte associated with this character.		
1 1 1 0	PROCESSING ERROR 10		
	A memory parity error occurred when the DV11 attempted to store this character. (NOTE: this error should never occur, as the memory parity logic gives alarms only on DATO transfers).		
1 1 1 1	PROCESSING ERROR 11		
	A memory parity error occurred when the DV11 attempted to obtain the control byte associated with this character.		
In response to a receiver interrupt (SCR07), the PDP-11 Program should examine this register (Receiver Interrupt Character Register), make any desired changes in the Receiver Control Byte Storage Register, and then set SCR08.			
	SIZE	CODE	NUMBER
	A	SP	DV11-0-1
			REV
			A

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
Line Control Register - Address 04			
This register controls the maintenance features associated with each line in the DV11 and provides an opportunity for the PDP-11 program to read the extended address bits for each line.			
The following bits are read only and may be read only after the appropriate bits in the Secondary Register Selection Register have been conditioned to select the appropriate secondary register for the appropriate line: 04, 05, and 07.			
The following bits are read/write, but the read is only a read of the most recently written entry into this bit of this register, not a read of the status of this bit for this line (This is referred to as "write/limited read"). A write into one of these bits does not affect the selected line unless bit 15 is also set: 08, 09, 10, 11, 12, 13, and 14. An example will clarify this. The PDP-11 program can read and write LPR 13 (Receiver Enable) at any time, but reading will only tell the program whether or not LPR 13 is set, <u>not</u> whether or not a particular line's receiver is enabled or not. In addition, the line specified in Secondary Register Selection Register bits 00-03 will not be placed in Receiver Enable mode merely by the writing of bit 13 of the LPR. Rather, the line will be placed in Receiver Enable mode only when bit 13 is set in addition (or subsequent to) bit 13 being set.			
The line number to which the maintenance information, search sync, or extended address applies is specified by bits 00-03 of the Secondary Register Selection Register.			
The bit functional assignments are as follows:			
00-01	Reserved for Maintenance		
	(Caution: Various bits may appear here during normal DV11 operation.)		
02-03	Unused		
	SIZE	CODE	NUMBER
	A	SP	DV11-0-1
			REV
			A

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
04 05	Extended Address Read (Read Only)		
	For the line number entered in bits 00-03 of the Secondary Register Selection Register these bits represent the status of bits 16 and 17 of the secondary register specified by bits 08-11 of the Secondary Register Selection Register. This permits the PDP-11 program to read the Extended Address bits of the Current Address and Control Table Base Address entries in the RAM.		
06	Unused		
07	Maintenance Bit Window (Maintenance)		
	When in the maintenance mode 01 only, this bit can be used to monitor the input to the receiver logic of the selected line. The stimulus that creates the input could be either the maintenance Data bit or the serial output of the transmitter, depending on the state of the Transmitter Disable bit. Program read only. This bit does <u>not</u> represent the status of the selected line.		
08	Maintenance Clock Pulse (Maintenance) (See Bit 15)		
	This bit is used to simulate the Transmitter and Receiver Clock. It is used for diagnostic purposes only. With this bit, the diagnostic has the ability to single step the interface. Setting this bit causes the transmitter to transfer a bit from the internal shift register to the output of the transmitter and causes the receiver to transfer the input of the receiver into the internal shift register.		
	This bit is program write only and is self-clearing. It pulses <u>all</u> DV11 lines that are in maintenance mode 01.		
09	Transmitter Disable (Maintenance) (See Bit 15)		
	This bit, when set, disables the output of this line's Synchronous Transmitter. In this way data from the Maintenance Data bit may be entered into the receiver. This bit is used only for maintenance purposes and is write/limited read.		
	SIZE	CODE	NUMBER
	A	SP	DV11-0-1
			REV
			A

TITLE DV11 Communications Multiplexor

11 & 12 Maintenance Mode Select (See Bit 15)

These bits are used to select any one of the three maintenance modes:

	BIT SETTING	
	12	11
1. Internal Maintenance Mode	0	1
2. External Maintenance Mode	1	0
3. Internal Maintenance Mode for Systems Testing	1	1
4. Normal Operation	0	0

Internal Maintenance Mode (01)

Internal Maintenance Mode clocking comes from the Maintenance Clock Pulse bit (bit 08) driven via the program. While using this mode, the following EIA level converters are disabled (This is done so that the majority of the logic can be diagnosed without disconnecting the modem cable.):

- Receiver Clock
- Transmitter Clock
- Receiver Data
- Transmitter Data

Transmitted data is looped to received data on a TTL basis.

External Maintenance Mode (10)

When in the external maintenance mode, all lines connected to the data set must be removed at the data set interface. A special connector replaces the connector of the data set. The function of the special connector is to turn around specified signals after level conversion and bring them back to the DV11 as simulated inputs.

Clocking in this mode is under control of internal DV11 clocks in the same way as Internal Maintenance Mode 11.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Internal Maintenance Mode for Systems Testing (11)

With bits 12 and 11 both set to a one (mode 11), the internal maintenance mode provides internal clocking for the receiver and transmitter. The clocking rate is controlled by switches on the DV11 line cards. Mode 11 will be the same as mode 01 with respect to data set control leads and TTL data loopback. The only difference is that in mode 11 the receiver and transmitter clocking is derived from internal clocks.

Bits 11 and 12 are write/limited read.

NOTE: If bits 12 and 11 are zero, normal operating mode is assumed.

13 Receiver Enable (See bit 15)

When this bit is set by the program, a sync search is initiated on this line by the receiver logic. After an initialize, this bit must be set by the program before any reception can begin on this line - i.e., Receiver Active (See "Line State" secondary register) will not set unless this bit has been set.

A switch for each line determines whether the receiver searches for one sync character or for two in a row.

A successful sync search results in the setting of Receiver Active (Line State Bit 00) for this line.

This bit is write/limited read.

NOTE: Should it be desired to resynchronize during the course of reception, the program could accomplish this by setting "Receiver Resynchronize" (Line State 01). To shut down reception on a line, the program should clear Receiver Enable and then set Receiver Resynchronize.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

14 Maintenance Data (Maintenance) (See Bit 15)

This bit is used only in the maintenance mode by the diagnostic program. In maintenance mode 01 this bit can be used to simulate data at the receiver input. When used as a simulated input to the receiver, the Transmitter Disable bit must be set to inhibit additional input from the transmitter. This bit should be cleared if it is not being used as the simulated input. If this bit were inadvertently set in maintenance mode and the transmitter Disable bit was clear, the receiver input would have two sources of input. This bit is write/limited read.

15 Maintenance Conditions Strobe (Maintenance)

The setting of this bit records the status of bits 08, 09, 10, 11, 12, 13, and 14 into the status flip-flops associated with the line specified in bits 00-03 of the Secondary Register Selection Register. This bit is self-clearing, hence write only. It may be set at the same time as the bits whose status it records, as its action is delayed until the conclusion of the instruction cycle which set it. This bit is necessary due to "reads" in the PDP-11/20 being "read-write" cycles, and certain synchronization requirements associated with mode changes during clocking pulses.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Secondary Register Selector - Address X06

The bits in this register provide a path for the program to access the various locations in the DV11 RAM. The program may read or write these locations. The various locations may be thought of as registers.

Interrupt service routines must save the contents of this register so that no changes occur between the setting of bits in this register and the reading or writing of the Secondary Register Access Register - Address X10.

The bit assignments of the Secondary Register Selector Register are as follows:

Bit Description

00-03 Line Selection

For each type of register selected by bits 08-11, there are 16 registers - one per line. The setting of the Line Selection bits determines exactly which of these line registers is to be addressed.

04-07 Unused

08-11 Register Selection

These bits determine which type of register is addressed for the line number specified in bits 00-03.

Bits

11 10 0 8

0	0	0	0	Transmitter Primary Current Address
0	0	0	1	Transmitter Primary Byte Count
0	0	1	0	Transmitter Secondary Current Address
0	0	1	1	Transmitter Secondary Byte Count
0	1	0	0	Receiver Current Address
0	1	0	1	Receiver Byte Count
0	1	1	0	Transmitter Accumulated Block Check
0	1	1	1	Receiver Accumulated Block Check
1	0	0	0	Transmit Control Cable Base Address

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Bits

11 10 9 8

1	0	0	1	Receiver Control Table Base Address
1	0	1	0	Line Protocol Parameters
1	0	1	1	Line State
1	1	0	0	Transmitter Mode Bits
1	1	0	1	Receiver Mode Bits
1	1	1	0	Line Progress
1	1	1	1	Receiver Control Byte Storage Register

Secondary Registers

These registers are selected by conditioning bits in the Secondary Register Selector Register (Address X06) and then reading or writing into the Secondary Register Access Register (Address X10).

NOTE: The Secondary Registers are NOT cleared by Initialize.

0000 Transmitter Principal Current Address

The Transmitter Principal Current Address secondary register contains the 18-bit core memory address of the next character to be transmitted on the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. This register is incremented by one with each character transmitted on the associated line by the DV11 if the principal message table is being used (Line State secondary register bit 07 set to zero).

0001 Transmitter Principal Byte Count

The transmitter Principal Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be transmitted on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC transmission based on reaching a zero byte count during transmission. When bit 15 is set to zero by the PDP-11 program, bits 13-15 of the Line Progress secondary register for this line will control the trans-

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

mission mode when the principal byte count reaches zero; also, the BCC will be transmitted if Line Progress bit 10 is set to one. When bit 15 is set to one by the PDP-11 program, bits 00-02 of the Transmitter Mode Bits secondary register continue to control the line transmission mode. A byte count with bit 15 set to zero (at the time the byte count is loaded by the PDP-11 program) is referred to as a "marked" byte count.

This register is incremented by one with each character transmitted on the associated line by the DV11 if the principal message table is being used (Line State 07 set to zero). When this register reaches zero, transmission continues using the transmitter alternate byte count for this line, if the Transmitter Go bit in the Line State secondary register is still set to one.

0010 Transmitter Alternate Current Address

The Transmitter Alternate Current Address register has exactly the same function as the Transmitter Principal Current Address register (0000). This register is incremented by one with each character transmitted by the DV11 on the associated line if the alternate message table is being used (line State secondary register bit 07 set to one).

0011 Transmitter Alternate Byte Count

The transmitter Alternate Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be transmitted on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC transmission based on reaching a zero byte count during transmission in the same fashion as described for Transmitter Principal Byte Count.

This register is incremented by one with each character transmitted on the associated line by the DV11 if the alternate message table is being used (line State secondary register bit 07 set to one). When this register reaches zero, transmission continues using the

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

transmitter principal byte count for this line if the Transmitter Go bit in the Line State secondary register is still set to one.

0100 Receiver Current Address

The Receiver Current Address register contains the 18-bit core memory address for storage of the next character to be received on the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. This register is incremented by one with each character received on the associated line by the DV11.

0101 Receiver Byte Count

The Receiver Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be received on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC anticipation based on reaching a zero byte count during reception. When bit 15 is set to zero by the PDP-11 program, bits 13-15 of the Line State secondary register for this line will control the reception mode when the byte count reaches zero; also, the BCC will be expected if Line State bit 10 is set to one. When bit 15 is set to one by the PDP-11 program, bits 00-02 of the Receiver Mode Bits secondary register continue to control the line reception mode. When this register reaches zero, an interrupt code is set in the Receiver Interrupt Character register and the DV11 stops transferring received characters to core memory.

0110 Transmitter Accumulated Block Check Character

The Transmitter Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register to enable destination stations to check integrity of transmission on the associated line. Characters to be included in the

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

block check calculation are specified by bit 03 of the transmitter control bytes for each character. The contents of this register are transmitted as two sequential bytes, low-order eight bits first, except when LRC-8 is the selected block check type, in which case a single byte is transmitted. The DV11 automatically clears this register to zero after transmitting its contents.

NOTE

The DV11 computes CRC-16 and CRC-CCITT on a byte at a time basis (parallel), thus the character length must be eight bits. LRC-8 may be selected for characters of 5, 6, 7, or 8 bits.

0111 Receiver Accumulated Block Check Character

The Receiver Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register for checking integrity of data received on the associated line. Characters to be included in the block check calculation are specified by bit 03 of the receiver control byte for that character. The PDP-11 program should clear this register if the accumulated block check at the end of the message is non-zero.

1000 Transmitter Control Table Base Address

The transmitter Control Table Base Address secondary register contains the 18-bit address of the transmitter control table for the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for transmitted characters.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

1001 Receiver Control Table Base Address

The Receiver Control Table Base Address secondary register contains the 18-bit address of the receiver control table for the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for the received characters.

1010 Line Protocol Parameters

The Line Protocol Parameters secondary register contains the transmitter Data Link Escape (DLE) character when required by the associated line protocol, plus control bits to implement protocol requirements and handling of synch characters. The PDP-11 program writes the data in this register for reference by the microprogram. Bit assignments are described in the following table:

LINE PROTOCOL PARAMETERS SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation	
00	Idle Mark if both Byte Counts Zero	
01	Strip Leading Syncs	
02	Unused	
03-04	Block Check Type	
03	04	BCC Type
0	0	LRC-8 (XOR)
1	0	CRC-16 ($X^{16} + X^{15} + X^2 + 1$)
0	1	Unused-16
1	1	CRC-CLITT ($X^{16} + X^{12} + X^5 + 1$)
05	DxCMP Receive	
06	DDCMP Transmit	
07	Unused	
08-15	DLE Character	

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

1011 Line State

The Line State secondary register is used by the PDP-11 program and the microprocessor to control and monitor line activities in executing the selected protocol. This register is also used by the PDP-11 program to store mode change and BCC anticipation bits for reference by the microprocessor when a marked receiver byte count reaches zero.

LINE STATE SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation	Read/Write
00	Receiver Active	Read
01	Receiver Resynchronize	Write
02	Transmitter Go	Read or Write
03	Transmitter Underrun	Read or Write zero
04	Transmitter Non-existent Memory (NXM)	
05	Transmitter Memory Parity Error	
06	Sync Strip On	
07	Use Alternate Tables	
08-09	Unused	
10	Expect BCC	
11-12	Unused	
13-15	Next Receive Mode on Marked Byte Count = 0	

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

1100 Transmitter Mode Bits

The Transmitter Mode Bits secondary register contain the 3-bit mode selection field (in bits 00-02) which determines the transmitter control table to be used for controlling transmission on the associated line.

1101 Receiver Mode Bits

The Receiver Mode Bits secondary register contains the 3-bit mode selection field (in bits 00-02) which determines the receiver control table to be used for controlling reception on the associated line.

1110 Line Progress

The Line Progress secondary register contains bits set and referenced by the microprocessor to control and monitor activities on the associated line in executing the selected protocol (these bits are not intended for access by the PDP-11 program). This register also stores mode change and BCC transmission control bits, as set by the PDP-11 program, for use by the microprocessor when a marked transmitter byte count reaches zero.

LINE PROGRESS SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation
00	Send BCC1 Next
01	Send BCC2 Next
02	DLE Sending In Progress
03-04	Unused
05	Expect BCC1
06	Expect BCC2 Next

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

0 Resynchronization Flag Expected

08-09 Unused

10 Send BCC

11-12 Unused

13-15 Next Transmit Mode on Marked Byte Count = 0

1111 Receiver Control Byte Holding

The Receiver Control Byte Holding secondary register provides a location for the microprocessor to store the Receiver Control Byte in bits 00-07 during character processing. The PDP-11 program may set a control byte into this register while responding to a DV11 receiver special character interrupt. When the PDP-11 program signals the DV11 that its interrupt response is complete (SCR 08=1), the microprocessor uses the control byte in this register to control the disposition of the interrupting character in the Receiver Interrupt Character register.

The microprocessor may also use this register to write control bytes that specify character discard only. If an error condition or data block boundary condition caused the interrupt, the existing mode specified in the control byte is not altered. The PDP-11 program should not write this register except during initialization or interrupt response cycles.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Special Functions Register - Address X12

Reserved for maintenance. Various bits may appear here during normal operations. Word addressable.

NPR Status Register - Address X14

This register is a silo-type register in that it is read once, in that a new entry "falls" into the register if there are additional "entries" existing at the time that the read of this register is completed. This register is read only.

This register reports various interrupt-causing conditions associated with the transmitter NPR hardware. Interrupt conditions related to various transmitter NPR operations are stacked up in a first-in first-out storage buffer along with the line number being serviced when this condition occurred. As soon as the program has finished reading this register once, a new entry is cycled into the register in place of the former entry. The interrupt is SCR 15 (NPR Status Interrupt). This register is read only, not cleared by Initialize, except for bit 15 which is cleared by initialize.

Bits Description

00-03 Line Number

These bits indicate which line was being serviced when the interrupt condition developed. The format of these bits is the same as bits 00-03 of the Secondary Register Selection Register (SRSR) so that the program can load these bits into the SRSR and read the appropriate current address of byte count.

04-07 Unused

08-11 These bits indicate the type of interrupt condition which occurred. The hardware is designed so that simultaneous occurrences on the same line create separate entries (Example: non-existent memory and byte count zero both occur).

NOTE that the condition codes are the addresses of the secondary registers which apply.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Code Condition

0000 Transmitter Principal Current Address sent NPR hardware to a non-existent memory location (NXM).

0001 Transmitter Principal Byte Count = 0.

0010 Transmitter Alternate Current Address sent NPR hardware to a non-existent memory location.

0011 Transmitter Alternate Byte Count = 0.

1000 Transmitter Control Table Base Address - fetching control byte produced NXM or a memory parity error. The program should examine the Line State secondary register for further details.

12-14 Unused

15 Entry Present

When set, this bit indicates that bits 00-11 contain a valid entry. Reading the register or generating initialize clears this bit. It re-sets when another status report entry reaches the "bottom" of the silo and can be read in bits 00-11. Bits 00-11 are meaningless unless this bit (15) is set.

Reserved Register - Address X16

Bits Function

00-15 Reserved - word addressable

CONTROL BYTE FORMATS

The DV11 achieves its high throughput and generalized operating capabilities by having both the transmitter and the receiver character handling apparatus perform NPR cycles to control by tables in FDP-11 core to determine the next step to take with regard to the particular character being processed. The bit assignments in the control bytes are arranged such that the same control bytes may be used for both transmission and reception if the communications protocol being used progresses from

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

mode to mode in a symmetrical fashion on both transmit and receive and provided that the same characters would be included in the Block Check Character in both transmission and reception.

BITS TRANSMITTER CONTROL BYTE FUNCTION

RECEIVER CONTROL BYTE FUNCTION

05-07 NEXT MODE
Determines next transmission mode used on this line.

NEXT MODE
Determines next reception mode used on this line.

04 RESERVED

STORE/DISCARD
Determines whether this character is stored in message table or is discarded.

03 INCLUDE IN BCC YES/NO
Determines whether or not this character will be included in the BCC being accumulated for this line.

INCLUDE IN BCC YES/NO
Determines whether or not this character will be included in the BCC being accumulated for this line.

02 SEND BCC NEXT
Tells Transmitter Logic to send the 16-bit BCC after the character presently being handled. (8-bit if LRC selected)

EXPECT BCC NEXT
Tells receiver logic to expect the 16-bit BCC after the character presently being handled. (8-bit if LRC selected)

01 SEND DATA LINK ESCAPE NEXT
Tells transmitter logic to send Data Link Escape character from Secondary Register 1010 before sending the character presently being handled. (8-bit if LRC selected).

RESERVED

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

00 RESERVED

GENERATE AN INTERRUPT
The setting of this bit causes the character presently being processed to generate an interrupt. The microprocessor moves that character to the Receiver Interrupt Character Register and generates an interrupt request.

SPECIFICATIONS

SYSTEM ADDRESSES

The DV11 uses the same address space as the DM11-A. The first DV11 in a system would be at 775000; the next at 775040; then 775100; and finally, 775140. If there are DM11-A's in the system already, the first DV11 would be at 775040. The DV11 data handling and modem control use a total of ten registers.

INTERRUPT VECTORS

The DV11 requires three interrupt vectors - two for the data handling section and one for the modem control. The interrupt vectors are in the floating vector space that starts at 300. The DV11 modem control follows the DM11-BB which follows the DM11. The DV11 data handling section follows the DUP11 which in turn follows the D111.

TIMING CONSIDERATIONS

The modem control timing considerations consist of scan control and CLR SCAN operations. Scan control through the CSR allows the scan to either run free (SCAN FR) or to be sequentially stepped through the line counter line by line (STEP bit of CSR). The Read/Write cycles of the modem control scan logic force the program to wait, after issuing CLR SCAN, until it has cycled through the memories. Also, the scan's Read/Write cycles prevent halting the scan and changing the line number with one machine cycle.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexer

Programs should not spin on flags in the DV11 secondary registers using loops less than 3# (octal) instructions; to do so may interfere with DV11 RAM microprocessor / UNIBUS access interlocks.

ORDER NUMBERS

DV11-AA Double System unit contains all DV11 logic except the line cards and distribution panels. No lines are implemented.

DV11-BA Line cards and distribution panel for eight lines. Requires 5-1/4 inches of cabinet space. Two DV11-BA's can be used with one DV11-AA.

To configure an 8 line DV11, order 1 DV11-AA and 1 DV11-BA.

To configure a 16 line DV11, order 1 DV11-AA and 2 DV11-BA's.

BUS LOADS

Two bus loads.

POWER CONSUMPTION

- 15 Amps @ +5 Volts
- 1 Amp @ -15 Volts
- 0.5 Amps @ +15 Volts

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexer

ENVIRONMENTAL

+ 10 degrees to + 50 degrees C with a relative humidity of 20% to 95%.

SPACE REQUIREMENTS

DV11-AA: Two system units (SU's).

DV11-BA: 5-1/4 inches of cabinet space (SM FA).

CABLES

Order BC05D-25 modem cables.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	-

TITLE DV11 Communications Multiplexer

PROGRAMMABLE MODEM CONTROL DEVICE REGISTERS

The two programmable modem control device registers and their specific bit assignments are listed in the following paragraphs.

Control Status Register (CSR) (Address: 770XX0)

Bit	Status	Description																														
03:00	LINE #	The LINE # bits are the binary addresses for the modem control's 16 lines (0-15) as follows:																														
		<table border="1"> <tr> <th>Bit</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> <th>Line #</th> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td>⋮</td> <td>⋮</td> </tr> <tr> <td></td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>15</td> </tr> </table>	Bit	3	2	1	0	Line #		0	0	0	0	0		0	0	0	1	1					⋮	⋮		1	1	1	1	15
Bit	3	2	1	0	Line #																											
	0	0	0	0	0																											
	0	0	0	1	1																											
				⋮	⋮																											
	1	1	1	1	15																											

If the Scan is cleared by INITIALIZE or CLR SCAN, the Line # Register will settle in 16µs ±10%. When settled, the Line # Register will be set to Line #0(0000).

NOTE

When the Scan is enabled (or STEP) the next line to be tested will always be Line # +1. These bits are Read/Write and are cleared by INITIALIZE and by CLR SCAN.

04 BUSY BUSY provides a program indicator that is set to 1 when the Scan is cycling. This bit is particularly useful to determine when a CLR SCAN (bit 11) has completed the task of cycling 0s into the Scanner's memory elements.

In addition, this bit must be tested for 0 if SCAN ENABLE was turned off preparatory to changing the Line #.

In Interrupt Mode, this procedure guarantees that detected transitions are serviced before the Line # is changed. (If functioning with interrupts OFF, then DONE should be tested after BUSY is found to be 0.)

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexer

Bit	Status	Description
05	SCAN EN	<p>The SCAN ENABLE flip-flop allows the scan to "free run" -- testing all lines sequentially if the DONE flip-flop is cleared.</p> <p>When the SCAN EN flip-flop is set to 1 and DONE is 0, a ring counter is allowed to cycle in the following order (from Rest):</p> <ol style="list-style-type: none"> a. Increment line counter. b. Store contents of memory (Line # Address) in the HOLD flip-flop. c. Write current modem status into memory. d. Compare HOLD and contents of memory for interrupt conditions. <p>The ring counter continues to cycle (a to d) if DONE remains 0 and SCAN EN is set. If the SCAN EN flip-flop is negated while the ring counter is cycling (i.e., DONE not set) the ring counter will come to rest in 1.2µs ±10% (MAX). The line # Register must not be changed until BUSY (bit 04) is found to be 0. This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.</p>
06	INTER EN	<p>If set to 1, Interrupt Enable allows DONE to cause an interrupt on priority four (4). This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.</p>
07	DONE	<p>The DONE flag, when set to 1, indicates that the hardware Scan has detected a transition on CARRIER, SEC RX, CS, or the RING Modem Status leads. Additionally, DONE freezes the Scan which makes available to the programmer:</p> <ol style="list-style-type: none"> a. The Line # that caused the interrupt. b. The state of the flags (4 bits) c. Modem status (8 bits)

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
08	STEP	This bit is Read/Write and cleared by INITIALIZE and CLR SCAN. STEP, when set to 1, causes the Scan to increment the Line # and test that line for interrupts causing transitions. STEP can be used in place of SCAN EN, but care should be exercised that the Scan rate is great enough (milliseconds) so that double carrier transitions will be detected. Additionally, DONE does not inhibit STEP. A STEP requires 1.2µs + 10% to execute. This bit is Write Is Only.	
09	MAINT MODE	When the MAINT MODE flip-flop is set to 1, it conditions the Scan Input (RING, CLEAR TO SEND, CARRIER, and SEC RX) to a 1 or ON state. Utilizing STEP or SCAN EN with MAINT MODE exercises 100 percent of the scan logic (not the data multiplexers). This includes the interrupt circuits (M7821) and the address selector (M105). This mode provides a diagnostic feature, as well as an on-line test facility for the modem control's interaction with the Unibus. This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.	
10	CLEAR MUX	CLEAR MUX clears the REQUEST TO SEND, TERMINAL READY, SEC TX, and LINE EN flip-flops for all lines, when this bit is set to 1. This bit is Write Is Only.	
11	CLR SCAN	CLEAR SCAN clears all active functions (Line #, SCAN EN, etc.), and the memory logic, when this bit is set to 1. The memory logic requires 18.8µs + 10% to cycle a CLEAR through the memory locations. This function is especially useful if the programmer requires knowledge of the ON states of CARRIER, CLEAR TO SEND, RING and SEC RX. When the Scan is enabled (or STEP) following a CLR SCAN, an interrupt will occur for all ON states as they will appear (to the logic) as OFF to ON transitions.	
		SIZE A	CODE SP
		NUMBER DV11-0-1	REV A


ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
12	DSR	The DATA SET READY flag is 1 if an ON to OFF or an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN.	
13	CS	The CLEAR TO SEND flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN.	
14	CO	The CARRIER flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN.	
15	RING	The RING flag is 1 if an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN.	
Line Status Register (LSR) (Address: 770XX2)			
Bit	Status	Description	
00	LINE EN	The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) the program, and to be tested for transitions.	
		SIZE A	CODE SP
		NUMBER DV11-0-1	REV A

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
01	TERM RDY	This bit is Read/Write and cleared by INITIALIZE and CLEAR MUX. Controls switching of the data communications equipment to the communication channel (via modem). Auto-Dial and Manual Call origination: Maintains the established call. Auto-Answer: Allows "handshaking" in response to a RING signal. This bit is Read/Write and is cleared by INITIALIZE and CLEAR MUX.	
02	RS	When REQUEST TO SEND is set to 1, it conditions the modem for transmit if the communications channel has been established (switched network). This bit is Read/Write and is cleared by INITIALIZE and CLEAR MUX.	
03	NS	The New Sync (201) flip-flop, when 1, presents a high to the New Sync lead. This bit is Read/Write and is cleared by INITIALIZE or CLEAR MUX.	
04	DSR	When the state of the modem's Data Set Ready lead is a high, this bit is a 1. The DSR bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.	
05	CS	This bit reflects the current state of the modem CLEAR TO SEND lead. An ON indicates that the modem is ready to transmit data. This lead is most often the result of the REQUEST TO SEND lead. The CS bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.	
		SIZE A	CODE SP
		NUMBER DV11-0-1	REV A

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DV11 Communications Multiplexor			
06	CO	This bit reflects the current state of the modem carrier detect lead. An OFF indicates that the received signal is unsuitable for demodulation. The CO bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.	
07	RING	This bit reflects the current state of the modem's ring lead. The RING bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.	
NOTE The Line Status Register bits 07 are inhibited when LINE EN is 0.			
System Addresses The DV11 modem control uses two address locations in the floating address area.			
Interrupt Vectors Each modem control requires one interrupt vector. The vector addresses are assigned upward from 300 to 777. The modem control falls in behind the DV11 in contiguous assignments from 300.			
Timing Considerations The modem control timing considerations consist of scan control and CLR SCAN operations. Scan control through the CSR allows the scan to either run free (SCAN EN) or to be sequentially stepped through the line counter line by line (STEP bit of CSR). The Read/Write cycles of the modem control scan logic (Paragraph 4.4) force the program to wait, after issuing CLR SCAN, until it has cycled through the memories. Also, the scan's Read/Write cycles prevent halting the scan and changing the line number with one machine cycle.			
		SIZE A	CODE SP
		NUMBER DV11-0-1	REV A

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. © 1975

DIGITAL EQUIPMENT CORPORATION

FIRST USED ON OPTION MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DVII				
PARTS LIST				
DRN. <i>Robert Koppner</i>	DATE 4-9-75	 digital EQUIPMENT CORPORATION <small>MAYNARD, MASSACHUSETTS</small>		
CHK'D. <i>Sid Roberts</i>	DATE 4-17-75			
ENG. <i>John E. Mc Hanson</i>	DATE 4-17-75			
PROJ. ENG. <i>John E. Mc Hanson</i>	DATE 4-17-75			
PROD. <i>R. Wall</i>	DATE 4-17-75			
NEXT HIGHER ASSEMBLY B-DD-CVII-Ø		TITLE WIRE LIST		
SCALE	+			
SHEET	1 OF 1			
SIZE CODE	K WL	NUMBER	DVII-Ø-7	
DIST.				

REVISIONS	REV.	
	CHANGE NO.	
CHK		

DV11.F2
RUN NAME

HND288.V23(23) 05/24/74
A/P PIN ORDER BAY -
NAME PIN ORDER

Q DRAW RV PG Y X Z REMARKS

21-MAR-75 11153 PAGE 1
LENGTH EXCEPTIONS RUN
NUMBER

Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 1 RUN NUMBER
01	L									1
01	L									1
01	L							11-0/8		1
02	L									2
02	L									2
02	L							3-0/8		2
1200	BAUD									3
1200	BAUD									3
1200	BAUD									3
1200	BAUD									3
1200	BAUD									3
1200	BAUD							11-4/8		3
19200	BAUD								1-PIN RUN	4
230,4	KB H									5
230,4	KB H									5
230,4	KB H									5
230,4	KB H									5
230,4	KB H									5
230,4	KB H									5
230,4	KB H							24-4/8		5
2400	BAUD									6
2400	BAUD									6
2400	BAUD									6
2400	BAUD									6
2400	BAUD									6
2400	BAUD							11-2/8		6
4800	BAUD									7
4800	BAUD									7
4800	BAUD									7
4800	BAUD									7
4800	BAUD									7
4800	BAUD							11-4/8		7
600	BAUD								1-PIN RUN	8

● DV11,P2 RUN NAME		HND288,V23(23) 05/24/74				21-MAR-75		11153		PAGE 4				
A/P	PIN NAME	ORDER PIN	BAY - ORDER	G	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
●	BIT WINDOW L	AM3V1	1-01				M7837			1				31
●	BIT WINDOW L	F05F1	1-02				M7839			2				31
●	BIT WINDOW L	F06F1	1-03				M7839			1				31
●	BIT WINDOW L	F07F1	1-04				M7839			2				31
●	BIT WINDOW L	F08F1	1-05				M7839			1				31
			1									22-6/8		31
●	BRANCH A L	E04H2	1-01				M7836			1				32
●	BRANCH A L	F03D1	1-02				M7837			1				32
			1									5-0/8		32
●	BRANCH B L	D04B1	1-01				M7836			1				33
●	BRANCH B L	F03P2	1-02				M7837			1				33
			1									9-2/8		33
●	BUF DATA 00 H	A02K2	1-01				M7836			2				34
●	BUF DATA 00 H	B04M2	1-02				M7836			1				34
●	BUF DATA 00 H	E03F2	1-03				M7837			1				34
			1									15-4/8		34
●	BUF DATA 01 H	A02H2	1-01				M7836			2				35
●	BUF DATA 01 H	B04R2	1-02				M7836			1				35
●	BUF DATA 01 H	E03M2	1-03				M7837			1				35
			1									16-0/8		35
●	BUF DATA 02 H	A02E2	1-01				M7836			1				36
●	BUF DATA 02 H	B03H1	1-02				M7837			2				36
●	BUF DATA 02 H	B04U2	1-03				M7836			1				36
			1									9-4/8		36
●	BUF DATA 03 H	A02M1	1-01				M7836			1				37
●	BUF DATA 03 H	B03E1	1-02				M7837			2				37
●	BUF DATA 03 H	B04N2	1-03				M7836			1				37
			1									8-4/8		37
●	BUF DATA 04 H	A04K2	1-01				M7836			1				38
●	BUF DATA 04 H	C02S2	1-02				M7836			2				38
●	BUF DATA 04 H	E03D1	1-03				M7837			1				38
			1									15-2/8		38
●	BUF DATA 05 H	A04J2	1-01				M7836			1				39
●	BUF DATA 05 H	B03V2	1-02				M7837			2				39
●	BUF DATA 05 H	C02P2	1-03				M7836			1				39
			1									11-0/8		39

● DV11,P2 RUN NAME		HND288,V23(23) 05/24/74				21-MAR-75		11153		PAGE 4				
A/P	PIN NAME	ORDER PIN	BAY - ORDER	G	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
●	BUF DATA 06 H	A04P2	1-01				M7836			1				40
●	BUF DATA 06 H	B03T2	1-02				M7837			2				40
●	BUF DATA 06 H	C02L2	1-03				M7836			1				40
			1									10-0/8		40
●	BUF DATA 07 H	B04L2	1-01				M7836			2				41
●	BUF DATA 07 H	B03S2	1-02				M7837			1				41
●	BUF DATA 07 H	C02J2	1-03				M7836			1				41
			1									7-4/8		41
●	BUF DATA 08 H	A02J2	1-01				M7836			2				42
●	BUF DATA 08 H	B03S1	1-02				M7837			1				42
●	BUF DATA 08 H	F04P2	1-03				M7836			1				42
			1									19-0/8		42
●	BUF DATA 09 H	A02F1	1-01				M7836			1				43
●	BUF DATA 09 H	C03F1	1-02				M7837			2				43
●	BUF DATA 09 H	C04S2	1-03				M7836			1				43
			1									11-4/8		43
●	BUF DATA 10 H	A02F2	1-01				M7836			2				44
●	BUF DATA 10 H	C03D1	1-02				M7837			1				44
●	BUF DATA 10 H	F04V1	1-03				M7836			1				44
			1									17-0/8		44
●	BUF DATA 11 H	A02E1	1-01				M7836			2				45
●	BUF DATA 11 H	B03H1	1-02				M7837			1				45
●	BUF DATA 11 H	F04S2	1-03				M7836			1				45
			1									19-6/8		45
●	BUF DATA 12 H	C03B2	1-01				M7837			2				46
●	BUF DATA 12 H	C02R2	1-02				M7836			1				46
●	BUF DATA 12 H	E04N1	1-03				M7836			1				46
			1									11-6/8		46
●	BUF DATA 13 H	C02N2	1-01				M7836			2				47
●	BUF DATA 13 H	C03E1	1-02				M7837			1				47
●	BUF DATA 13 H	C04F2	1-03				M7836			1				47
			1									6-4/8		47
●	BUF DATA 14 H	C02K2	1-01				M7836			2				48
●	BUF DATA 14 H	C04K1	1-02				M7836			1				48
●	BUF DATA 14 H	C03P2	1-03				M7837			1				48
			1									5-6/8		48

DV11.P2 RUN NAME		HND2RR.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 8 RUN NUMBER
A/P	PIN NAME	ORDER PIN	PAY - ORDER													
●	BUS A14 L	BQ9R2	1-01					UNIB			1					66
●	BUS A14 L	BQ2R2	1-02					M7836			2					66
●	BUS A14 L	BQ1R2	1-03					UNIB			1					66
●	BUS A14 L	EW1K1	1-04					DM11								66
●	BUS A14 L		1										10-2/8			66
●	BUS A15 L	BQ9R1	1-01					UNIB			1					67
●	BUS A15 L	BQ2R1	1-02					M7836			2					67
●	BUS A15 L	BQ1R1	1-03					UNIB			1					67
●	BUS A15 L	EW1D2	1-04					DM11								67
●	BUS A15 L		1										17-4/8			67
●	BUS A16 L	BQ9S2	1-01					UNIB			1					68
●	BUS A16 L	BQ2S2	1-02					M7836			2					68
●	BUS A16 L	BQ1S2	1-03					UNIB			1					68
●	BUS A16 L	EW1F2	1-04					DM11								68
●	BUS A16 L		1										17-2/8			68
●	BUS A17 L	BQ9S1	1-01					UNIB			1					69
●	BUS A17 L	BQ2S1	1-02					M7836			2					69
●	BUS A17 L	EW1B1	1-03					UNIB			1					69
●	BUS A17 L	EW1D1	1-04					DM11								69
●	BUS A17 L		1										17-2/8			69
●	BUS ACLO L	BQ1F1	1-01					UNIB			1					70
●	BUS ACLO L	BQ9F1	1-02					UNIB								70
●	BUS ACLO L		1										6-2/8			70
●	BUS B 8G IN H	BQ1E2	1-01					UNIB			1					71
●	BUS B 8G IN H	EW1E1	1-02					DM11			2					71
●	BUS B 8G IN H	EW9D2	1-03					DM11								71
●	BUS B 8G IN H		1										20-6/8			71
●	BUS B 8G OUT H	BQ9E2	1-01					UNIB			1					72
●	BUS B 8G OUT H	EW9K2	1-02					DM11			2					72
●	BUS B 8G OUT H	EW1A1	1-03					DM11								72
●	BUS B 8G OUT H		1										17-6/8			72
●	BUS BPSY L	AQ9P2	1-01					UNIB			1					73
●	BUS BPSY L	AQ3P2	1-02					M7837			2					73
●	BUS BPSY L	AQ1P2	1-03					UNIB			1					73
●	BUS BPSY L	EW1D1	1-04					DM11								73
●	BUS BPSY L		1										23-0/8			73
●	BUS BGS IN H	BQ1B1	1-01					UNIB			1					74
●	BUS BGS IN H	BQ3B1	1-02					M7837								74
●	BUS BGS IN H		1										3-2/8			74

DV11.P2 RUN NAME		HND2RR.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 9 RUN NUMBER
A/P	PIN NAME	ORDER PIN	PAY - ORDER													
●	BUS BGS OUT H	BQ3E2	1-01					M7837			1					75
●	BUS BGS OUT H	BQ9B1	1-02					UNIB								75
●	BUS BGS OUT H		1										5-4/8			75
●	BUS BGS IN H	BQ1A1	1-01					UNIB			1					76
●	BUS BGS IN H	BQ3A1	1-02					M7837								76
●	BUS BGS IN H		1										3-2/8			76
●	BUS BGS OUT H	BQ3B2	1-01					M7837			1					77
●	BUS BGS OUT H	BQ9A1	1-02					UNIB								77
●	BUS BGS OUT H		1										5-0/8			77
●	BUS BGS H	AQ1V1	1-01					UNIB			1					78
●	BUS BGS H	AQ9V1	1-02					UNIB								78
●	BUS BGS H		1										6-2/8			78
●	BUS BR4 L	BQ9D2	1-01					UNIB			2					79
●	BUS BR4 L	EW1D2	1-02					UNIB			1					79
●	BUS BR4 L	EW1P1	1-03					DM11								79
●	BUS BR4 L		1										20-4/8			79
●	BUS BR5 L	BQ1C1	1-01					UNIB			2					80
●	BUS BR5 L	BQ3C1	1-02					M7837			1					80
●	BUS BR5 L	BQ9C1	1-03					UNIB								80
●	BUS BR5 L		1										8-4/8			80
●	BUS BR6 L	AQ1U2	1-01					UNIB			2					81
●	BUS BR6 L	AQ3U2	1-02					M7837			1					81
●	BUS BR6 L	AQ9U2	1-03					UNIB								81
●	BUS BR6 L		1										8-4/8			81
●	BUS BR7 L	AQ1T2	1-01					UNIB			1					82
●	BUS BR7 L	AQ9T2	1-02					UNIB								82
●	BUS BR7 L		1										6-2/8			82
●	BUS BR L	EW9D2	1-01					UNIB			1					83
●	BUS BR L	EW2D2	1-02					M7836			2					83
●	BUS BR L	EW1U2	1-03					UNIB			1					83
●	BUS BR L	EW1J2	1-04					DM11								83
●	BUS BR L		1										17-4/8			83
●	BUS BR L	BQ9T2	1-01					UNIB			1					84
●	BUS BR L	EW2I2	1-02					M7836			2					84
●	BUS BR L	BQ1T2	1-03					UNIB			1					84
●	BUS BR L	EW1F2	1-04					DM11								84
●	BUS BR L		1										17-2/8			84

● DV11,P2 RUN NAME		HND288.V23(23) 05/24/74				Q	DWA	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11:53 EXCEPTIONS	PAGE 12 RUN NUMBER
A/P	PIN NAME	ORDER PIN	RAY - ORDER													
●	BUS D14 L	AP1L1	1-01						UNIB		1				99	
●	BUS D14 L	A03L1	1-02						M7837		2				99	
●	BUS D14 L	A09L1	1-03						UNIB		1				99	
●	BUS D14 L	F09S2	1-04						DM11						99	
●	BUS D14 L		1										24-6/8		99	
●	BUS D15 L	AP1M2	1-01						UNIB		1				100	
●	BUS D15 L	A03M2	1-02						M7837		2				100	
●	BUS D15 L	A09M2	1-03						UNIB		1				100	
●	BUS D15 L	F09P2	1-04						DM11						100	
●	BUS D15 L		1										24-2/8		100	
●	BUS DCLO L	B01F2	1-01						UNIB		1				101	
●	BUS DCLO L	B09F2	1-02						UNIB						101	
●	BUS DCLO L		1										6-2/8		101	
●	BUS INIT L	AP1A1	1-01 *						UNIB		2				102	
●	BUS INIT L	A04A1	1-02 *						M7838		1				102	
●	BUS INIT L	A09A1	1-03 *						UNIB		2				102	
●	BUS INIT L	A07S1	1-04 *						M7839		1				102	
●	BUS INIT L	E07V1	1-05 *						M7839		2				102	
●	BUS INIT L	F09D1	1-06 *						DM11						102	
●	BUS INIT L		1										30-0/8		102	
●	BUS INTR L	A09B1	1-01						UNIB		1				103	
●	BUS INTR L	A03B1	1-02						M7837		2				103	
●	BUS INTR L	A07H1	1-03						UNIB		1				103	
●	BUS INTR L	F01M1	1-04						DM11						103	
●	BUS INTR L		1										25-2/8		103	
●	BUS MSYN L	B09V1	1-01						UNIB		1				104	
●	BUS MSYN L	B04V1	1-02						M7838		2				104	
●	BUS MSYN L	B01V1	1-03						UNIB		1				104	
●	BUS MSYN L	E01E1	1-04						DM11						104	
●	BUS MSYN L		1										17-0/8		104	
●	BUS NPG IN H	A01U1	1-01						UNIB		1				105	
●	BUS NPG IN H	A03U1	1-02						M7837						105	
●	BUS NPG IN H		1										3-2/8		105	
●	BUS NPG OUT H	A09U1	1-01						UNIB		1				106	
●	BUS NPG OUT H	A03U1	1-02						M7837						106	
●	BUS NPG OUT H		1										5-6/8		106	

● DV11,P2 RUN NAME		HND288.V23(23) 05/24/74				Q	DWA	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11:53 EXCEPTIONS	PAGE 12 RUN NUMBER
A/P	PIN NAME	ORDER PIN	RAY - ORDER													
●	BUS NPR L	A09S2	1-01						UNIB		1				107	
●	BUS NPR L	A03S2	1-02						M7837		2				107	
●	BUS NPR L	A01S2	1-03						UNIB		1				107	
●	BUS NPR L	F01J1	1-04						DM11						107	
●	BUS NPR L		1										23-2/8		107	
●	BUS PA L	A01M1	1-01						UNIB		2				108	
●	BUS PA L	A02M1	1-02						M7836		1				108	
●	BUS PA L	A09M1	1-03						UNIB						108	
●	BUS PA L		1										8-4/8		108	
●	BUS PB L	AP1N2	1-01						UNIB		2				109	
●	BUS PB L	AP2N2	1-02						M7836		1				109	
●	BUS PB L	A09N2	1-03						UNIB						109	
●	BUS PB L		1										8-4/8		109	
●	BUS SACK L	A09R2	1-01						UNIB		1				110	
●	BUS SACK L	A03R2	1-02						M7837		2				110	
●	BUS SACK L	A01R2	1-03						UNIB		1				110	
●	BUS SACK L	F01I2	1-04						DM11						110	
●	BUS SACK L		1										24-2/8		110	
●	BUS SSYN L	B09U1	1-01						UNIB		2				111	
●	BUS SSYN L	B04U1	1-02						M7838		1				111	
●	BUS SSYN L	B03U1	1-03						M7837		2				111	
●	BUS SSYN L	B01U1	1-04						UNIB		1				111	
●	BUS SSYN L	E01J1	1-05						DM11		2				111	
●	BUS SSYN L	F01C1	1-06						DM11						111	
●	BUS SSYN L		1										24-2/8		111	
●	C0 H	A02J1	1-01						M7836		1				112	
●	C0 H	A03T2	1-02						M7837						112	
●	C0 H		1										3-6/8		112	
●	C1 H	AP2D1	1-01						M7836		1				113	
●	C1 H	B03N1	1-02						M7837						113	
●	C1 H		1										6-2/8		113	
●	CARD FLAG SEL 00-03 L	DM5M2							M7839					1-PIN RUN	114	
●	CARD FLAG SEL 04-07 L	DM6M2							M7839					1-PIN RUN	115	
●	CARD FLAG SEL 08-11 L	DM7M2							M7839					1-PIN RUN	116	
●	CARD FLAG SEL 12-15 L	DM8M2							M7839					1-PIN RUN	117	

0V11,P2 RUN NAME	HND288.V23(23) 05/24/74 A/P PIN ORDER BAY - NAME PIN ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11:53 EXCEPTIONS	PAGE 14 RUN NUMBER
CARD PAR SEL 00-03 L	D05U2				M7839						1-PIN RUN	118
CARD PAR SEL 04-07 L	D06U2				M7839						1-PIN RUN	119
CARD PAR SEL 08-11 L	D07U2				M7839						1-PIN RUN	120
CARD PAR SEL 12-15 L	D08U2				M7839						1-PIN RUN	121
CLEAR ALU 01 L	F02T2				M7836						1-PIN RUN	122
CLEAR ALU 02 L	F02P1				M7836						1-PIN RUN	123
CLEAR CYCLE L	D01P2			1-01	DM11			2				124
CLEAR CYCLE L	D09P2			1-02	DM11			1				124
CLEAR CYCLE L	F09R1			1-03	DM11					14-0/8		124
CLEAR CYCLE L				1								124
CLEAR MUX L	D01J1			1-01	DM11			2				125
CLEAR MUX L	D09J1			1-02	DM11			1				125
CLEAR MUX L	F09M2			1-03	DM11					14-2/8		125
CLEAR MUX L				1								125
CLEAR T MARK L	C04A1			1-01	M7838			1				126
CLEAR T MARK L	F05K2			1-02	M7839			2				126
CLEAR T MARK L	F06K2			1-03	M7839			1				126
CLEAR T MARK L	F07K2			1-04	M7839			2				126
CLEAR T MARK L	F08K2			1-05	M7839					20-0/8		126
CLEAR T MARK L				1								126
CLR ALU RESULT HI BYT L	F02S2				M7836						1-PIN RUN	127
CLR FLAG 00 L	B05V2				M7839						1-PIN RUN	128
CLR FLAG 01 L	B05F1				M7839						1-PIN RUN	129
CLR FLAG 02 L	B05U2				M7839						1-PIN RUN	130
CLR FLAG 03 L	B05V1				M7839						1-PIN RUN	131
CLR FLAG 04 L	B06V2				M7839						1-PIN RUN	132
CLR FLAG 05 L	B06F1				M7839						1-PIN RUN	133
CLR FLAG 06 L	B06U2				M7839						1-PIN RUN	134
CLR FLAG 07 L	B06V1				M7839						1-PIN RUN	135

0V11,P2 RUN NAME	HND288.V23(23) 05/24/74 A/P PIN ORDER BAY - NAME PIN ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11:53 EXCEPTIONS	PAGE 15 RUN NUMBER
CLR FLAG 08 L	B07V2				M7839						1-PIN RUN	136
CLR FLAG 09 L	B07F1				M7839						1-PIN RUN	137
CLR FLAG 10 L	B07U2				M7839						1-PIN RUN	138
CLR FLAG 11 L	B07V1				M7839						1-PIN RUN	139
CLR FLAG 12 L	B08V2				M7839						1-PIN RUN	140
CLR FLAG 13 L	B08F1				M7839						1-PIN RUN	141
CLR FLAG 14 L	B08U2				M7839						1-PIN RUN	142
CLR FLAG 15 L	B08V1				M7839						1-PIN RU	143
CONTROL STROBE H	C08S2			1-01	M7839			2				144
CONTROL STROBE H	C07S2			1-02	M7839			1				144
CONTROL STROBE H	C06S2			1-03	M7839			2				144
CONTROL STROBE H	C05S2			1-04	M7839			1				144
CONTROL STROBE H	D03H1			1-05	M7837					13-0/8		144
CONTROL STROBE H				1								144
D 00 H	D01N1			1-01	DM11			1				145
D 00 H	D09N1			1-02	DM11			2				145
D 00 H	E09P2			1-03	DM11					10-4/8		145
D 00 H				1								145
D 01 H	D01P1			1-01	DM11			1				146
D 01 H	D09P1			1-02	DM11			2				146
D 01 H	E09E2			1-03	DM11					10-2/8		146
D 01 H				1								146
D 02 H	D01H2			1-01	DM11			1				147
D 02 H	D09H2			1-02	DM11			2				147
D 02 H	E09H2			1-03	DM11					11-0/8		147
D 02 H				1								147
D 03 H	D01J2			1-01	DM11			1				148
D 03 H	D09J2			1-02	DM11			2				148
D 03 H	E09D2			1-03	DM11					10-4/8		148
D 03 H				1								148
DATA ENAB 00-03 H	F05K1				M7839						1-PIN RUN	149
DATA ENAB 04-07 H	F06K1				M7839						1-PIN RUN	150

● DV11,P2 RUN NAME	HND286,V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11:53	PAGE 16
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
● DATA ENAB 08-11 H		F07K1							M7839					1-PIN RUN	151
● DATA ENAB 12-15 H		F08K1							M7839					1-PIN RUN	152
● DATA NOT AVAILABLE L		C04T2		1-01					M7839		1				153
● DATA NOT AVAILABLE L		F05C1		1-02					M7839		2				153
● DATA NOT AVAILABLE L		F06C1		1-03					M7839		1				153
● DATA NOT AVAILABLE L		F07C1		1-04					M7839		2				153
● DATA NOT AVAILABLE L		F08C1		1-05					M7839						153
● DATA NOT AVAILABLE L				1									17-0/8		153
● DATA STROBE H		B03F1		1-01					M7837		1				154
● DATA STROBE H		C02T2		1-02					M7836						154
● DATA STROBE H				1									6-2/8		154
● DATA STROBE L		F02E1		1-01					M7836		1				155
● DATA STROBE L		F04C1		1-02					M7838						155
● DATA STROBE L				1									3-4/8		155
● DR 02 H		A05R2							M7839					1-PIN RUN	156
● DR 01 H		A05U2							M7839					1-PIN RUN	157
● DR 02 H		B05P1							M7839					1-PIN RUN	158
● DR 03 H		B05L2							M7839					1-PIN RUN	159
● DR 04 H		A06R2							M7839					1-PIN RUN	160
● DR 05 H		A06U2							M7839					1-PIN RUN	161
● DR 06 H		B06M1							M7839					1-PIN RUN	162
● DR 07 H		B06L2							M7839					1-PIN RUN	163
● DR 08 H		A07R2							M7839					1-PIN RUN	164
● DR 09 H		A07U2							M7839					1-PIN RUN	165
● DR 10 H		B07B1							M7839					1-PIN RUN	166
● DR 11 H		B07L2							M7839					1-PIN RUN	167
● DR 12 H		A08R2							M7839					1-PIN RUN	168
● DR 13 H		A08U2							M7839					1-PIN RUN	169

● DV11,P2 RUN NAME	HND288,V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11:53	PAGE 17
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
● DR 14 H		B08B1							M7839					1-PIN RUN	170
● DR 15 H		B08L2							M7839					1-PIN RUN	171
● EOC 00 H		F05J2							M7839					1-PIN RUN	172
● EOC 01 H		E05R2							M7839					1-PIN RUN	173
● EOC 02 H		E05K2							M7839					1-PIN RUN	174
● EOC 03 H		E05F2							M7839					1-PIN RUN	175
● EOC 04 H		F06J2							M7839					1-PIN RUN	176
● EOC 05 H		E06R2							M7839					1-PIN RUN	177
● EOC 06 H		E06K2							M7839					1-PIN RUN	178
● EOC 07 H		E06F2							M7839					1-PIN RUN	179
● EOC 08 H		F07J2							M7839					1-PIN RUN	180
● EOC 09 H		E07R2							M7839					1-PIN RUN	181
● EOC 10 H		E07K2							M7839					1-PIN RUN	182
● EOC 11 H		E07F2							M7839					1-PIN RUN	183
● EOC 12 H		F08J2							M7839					1-PIN RUN	184
● EOC 13 H		E08R2							M7839					1-PIN RUN	185
● EOC 14 H		E08K2							M7839					1-PIN RUN	186
● EOC 15 H		E08F2							M7839					1-PIN RUN	187
● EXT CLOCK		F09K2							DM11					1-PIN RUN	188
● GROUND 01		F01C2		1-01					DM11		1				189
● GROUND 01		F01J2		1-02					DM11						189
● GROUND 01				1									3-0/8		189
● GROUND 02		F01A1		1-01					DM11		1				190
● GROUND 02		E01C2		1-02					DM11						190
● GROUND 02				1									2-6/8		190

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				U	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 20 RUN NUMBER
A/P	PIN NAME	ORDER PIN	BAY - ORDER													
●	LCR 12 H	AK642	1-01				M7839				2				213	
●	LCR 12 H	AK742	1-02				M7839				1				213	
●	LCR 12 H	AK642	1-03				M7839				2				213	
●	LCR 12 H	AK542	1-04				M7839				1				213	
●	LCR 12 H	AK3V1	1-05				M7837				1				213	
●	LCR 12 H		1										14-6/8		213	
●	LCR 13 H	B4PA1	1-01				M7839				2				214	
●	LCR 13 H	B47A1	1-02				M7839				1				214	
●	LCR 13 H	B46A1	1-03				M7839				2				214	
●	LCR 13 H	B45A1	1-04				M7839				1				214	
●	LCR 13 H	C43E2	1-05				M7837				1				214	
●	LCR 13 H		1										14-0/8		214	
●	LCR 14 H	AK8L2	1-01				M7839				2				215	
●	LCR 14 H	AK7L2	1-02				M7839				1				215	
●	LCR 14 H	AK6L2	1-03				M7839				2				215	
●	LCR 14 H	AK5L2	1-04				M7839				1				215	
●	LCR 14 H	AK3L2	1-05				M7837				1				215	
●	LCR 14 H		1										16-2/8		215	
●	LD HOLD H	F09P1	1-01				DM11				1				216	
●	LD HOLD H	F09V1	1-02				DM11				1				216	
●	LD HOLD H		1										3-0/8		216	
●	LINE CNT + H	D01L2	1-01				DM11				1				217	
●	LINE CNT + H	D09L2	1-02				DM11				2				217	
●	LINE CNT + H	E09L1	1-03				DM11				1				217	
●	LINE CNT + H	F09U1	1-04				DM11				1				217	
●	LINE CNT + H		1										17-2/8		217	
●	LINE CNT LSH H	D01M2	1-01				DM11				1				218	
●	LINE CNT LSH H	D09M2	1-02				DM11				2				218	
●	LINE CNT LSH H	E09M1	1-03				DM11				1				218	
●	LINE CNT LSH H	F09S1	1-04				DM11				1				218	
●	LINE CNT LSH H		1										16-6/8		218	
●	LINE CNT *SH H	D01K2	1-01				DM11				1				219	
●	LINE CNT *SH H	D09K2	1-02				DM11				2				219	
●	LINE CNT *SH H	E09N1	1-03				DM11				1				219	
●	LINE CNT *SH H	F09U2	1-04				DM11				1				219	
●	LINE CNT *SH H		1										17-2/8		219	
●	LINE INCR H	F09N1					DM11							1-PIN RUN	220	

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 21 RUN NUMBER
A/P	PIN NAME	ORDER PIN	BAY - ORDER													
●	LOAD LCR H	C03A1	1-01				M7837				1				221	
●	LOAD LCR H	F04P1	1-02				M7838				1				221	
●	LOAD LCR H		1										12-0/8		221	
●	LOAD SFR L	D03P1	1-01				M7837				1				222	
●	LOAD SFR L	D04H1	1-02				M7838				1				222	
●	LOAD SFR L		1										2-6/8		222	
●	LOAD SRS HIGH BYTE H	B03L1	1-01				M7837				1				223	
●	LOAD SRS HIGH BYTE H	D04D2	1-02				M7838				1				223	
●	LOAD SRS HIGH BYTE H		1										7-2/8		223	
●	LOAD SRS LOW BYTE H	B03K1	1-01				M7837				1				224	
●	LOAD SRS LOW BYTE H	C04B1	1-02				M7838				1				224	
●	LOAD SRS LOW BYTE H		1										4-2/8		224	
●	MAINT CLOCK PULSE H	B03D2	1-01				M7837				1				225	
●	MAINT CLOCK PULSE H	E05T2	1-02				M7839				2				225	
●	MAINT CLOCK PULSE H	E06T2	1-03				M7839				1				225	
●	MAINT CLOCK PULSE H	E07T2	1-04				M7839				2				225	
●	MAINT CLOCK PULSE H	E08T2	1-05				M7839				1				225	
●	MAINT CLOCK PULSE H		1										20-2/8		225	
●	MASTER B L	F01P2	1-01				DM11				2				226	
●	MASTER B L	F01R2	1-02				DM11				1				226	
●	MASTER B L	F01S2	1-03				DM11				1				226	
●	MASTER B L		1										5-0/8		226	
●	MASTER OR L	D02A1	1-01				M7836				1				227	
●	MASTER OR L	F05L1	1-02				M7839				2				227	
●	MASTER OR L	F06L1	1-03				M7839				1				227	
●	MASTER OR L	F07L1	1-04				M7839				2				227	
●	MASTER OR L	F08L1	1-05				M7839				1				227	
●	MASTER OR L		1										17-6/8		227	
●	MASTER PE L	D02E1	1-01				M7836				1				228	
●	MASTER PE L	F05M1	1-02				M7839				2				228	
●	MASTER PE L	F06M1	1-03				M7839				1				228	
●	MASTER PE L	F07M1	1-04				M7839				2				228	
●	MASTER PE L	F08M1	1-05				M7839				1				228	
●	MASTER PE L		1										17-2/8		228	

HND288.V23(23) 05/24/74										21-MAR-75	11153	PAGE 22			
DV11,P2	A/P	PIN	ORDER	BAY -	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN
RUN NAME	NAME	PIN	ORDER	ORDER											NUMBER
● MASTER SCAN 00 H		D03R1		1-01											229
● MASTER SCAN 00 H		E08N1		1-02											229
● MASTER SCAN 00 H		E07M1		1-03											229
● MASTER SCAN 00 H		E06N1		1-04											229
● MASTER SCAN 00 H		E05N1		1-05											229
● MASTER SCAN 00 H		F02O2		1-06											229
● MASTER SCAN 00 H		F04T2		1-07											229
● MASTER SCAN 00 H				1									23-0/0		229
● MASTER SCAN 01 H		D03P1		1-01											230
● MASTER SCAN 01 H		D04L2		1-02											230
● MASTER SCAN 01 H		E05M1		1-03											230
● MASTER SCAN 01 H		E06M1		1-04											230
● MASTER SCAN 01 H		E08M1		1-05											230
● MASTER SCAN 01 H		E07M1		1-06											230
● MASTER SCAN 01 H		F02F2		1-07											230
● MASTER SCAN 01 H				1									22-6/0		230
● MASTER SCAN 02 H		D02E2		1-01											231
● MASTER SCAN 02 H		D04N2		1-02											231
● MASTER SCAN 02 H		D03N1		1-03											231
● MASTER SCAN 02 H		E08N2		1-04											231
● MASTER SCAN 02 H		E06N2		1-05											231
● MASTER SCAN 02 H				1									16-2/0		231
● MASTER SCAN 03 H		D04N1		1-01											232
● MASTER SCAN 03 H		D03M1		1-02											232
● MASTER SCAN 03 H		E08U2		1-03											232
● MASTER SCAN 03 H		E07U2		1-04											232
● MASTER SCAN 03 H		F02H1		1-05											232
● MASTER SCAN 03 H				1									18-2/0		232
● MASTER SCAN C H		D04P1		1-01											233
● MASTER SCAN C H		E05N2		1-02											233
● MASTER SCAN C H		E07N2		1-03											233
● MASTER SCAN C H				1									8-2/0		233
● MASTER SCAN D H		D04N2		1-01											234
● MASTER SCAN D H		E05U2		1-02											234
● MASTER SCAN D H		E06U2		1-03											234
● MASTER SCAN D H				1									8-4/0		234

HND288.V23(23) 05/24/74										21-MAR-75	11153	PAGE 23			
DV11,P2	A/P	PIN	ORDER	BAY -	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN
RUN NAME	NAME	PIN	ORDER	ORDER											NUMBER
● MASTER SCAN I/R		C08R2		1-01											235
● MASTER SCAN I/R		C07R2		1-02											235
● MASTER SCAN I/R		C06R2		1-03											235
● MASTER SCAN I/R		C05R2		1-04											235
● MASTER SCAN I/R		F04U2		1-05											235
● MASTER SCAN I/R				1									19-2/0		235
● MATCH DETECT L		C04R1		1-01											236
● MATCH DETECT L		F05E1		1-02											236
● MATCH DETECT L		F06E1		1-03											236
● MATCH DETECT L		F07E1		1-04											236
● MATCH DETECT L		F08E1		1-05											236
● MATCH DETECT L				1									17-6/0		236
● MDET 00 H		A05V2												1-PIN RUN	237
● MDET 01 H		B05H1												1-PIN RUN	238
● MDET 02 H		B05J2												1-PIN RUN	239
● MDET 03 H		B05P2												1-PIN RUN	240
● MDET 04 H		A06V2												1-PIN RUN	241
● MDET 05 H		B06H1												1-PIN RUN	242
● MDET 06 H		B06J2												1-PIN RUN	243
● MDET 07 H		B06P2												1-PIN RUN	244
● MDET 08 H		A07V2												1-PIN RUN	245
● MDET 09 H		B07H1												1-PIN RUN	246
● MDET 10 H		B07J2												1-PIN RUN	247
● MDET 11 H		B07P2												1-PIN RUN	248
● MDET 12 H		A08V2												1-PIN RUN	249
● MDET 13 H		B08H1												1-PIN RUN	250
● MDET 14 H		B08J2												1-PIN RUN	251
● MDET 15 H		B08P2												1-PIN RUN	252

●	DV11.P2 RUN NAME	HNO26R.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11:53 EXCEPTIONS	PAGE 24 RUN NUMBER
		A/P	PIN NAME	ORDER PIN	BAY - ORDER											
●	MEM PAR ERR H		CR4P1		1-01				M7838		1				253	
●	MEM PAR ERR H		FV2P2		1-02				M7838						253	
●	MEM PAR ERR H				1								10-6/8		253	
●	MUX 0-7 EN H		DM9N2		1-01				DM11		2				254	
●	MUX 0-7 EN H		DM9S1		1-02				DM11		1				254	
●	MUX 0-7 EN H		DM9V2		1-03				DM11						254	
●	MUX 0-7 EN H				1								6-0/8		254	
●	MUX 0-15 EN H		DM1N2		1-01				DM11		2				255	
●	MUX 0-15 EN H		DM1S1		1-02				DM11		1				255	
●	MUX 0-15 EN H		DM1V2		1-03				DM11						255	
●	MUX 0-15 EN H				1								6-0/8		255	
●	MUX CARRIER L		DM1B1		1-01				DM11		1				256	
●	MUX CARRIER L		DM1B1		1-02				DM11		2				256	
●	MUX CARRIER L		EM9A1		1-03				DM11						256	
●	MUX CARRIER L				1								11-0/8		256	
●	MUX CLOCK 00-03 H		E05S2						M7839					1-PIN RUN	257	
●	MUX CLOCK 04-07 H		EM6S2						M7839					1-PIN RUN	258	
●	MUX CLOCK 08-11 H		EM7S2						M7839					1-PIN RUN	259	
●	MUX CLOCK 12-15 H		EM8S2						M7839					1-PIN RUN	260	
●	MUX CLR TO SEND L		DM1C1		1-01				DM11		1				261	
●	MUX CLR TO SEND L		DM9C1		1-02				DM11		2				261	
●	MUX CLR TO SEND L		EM9D1		1-03				DM11						261	
●	MUX CLR TO SEND L				1								11-2/8		261	
●	MUX DATA SET READY L		DM1A1		1-01				DM11		1				262	
●	MUX DATA SET READY L		DM9A1		1-02				DM11		2				262	
●	MUX DATA SET READY L		EM9B1		1-03				DM11						262	
●	MUX DATA SET READY L				1								11-2/8		262	
●	MUX DATA TERM READY L		DM1F1		1-01				DM11		1				263	
●	MUX DATA TERM READY L		DM9F1		1-02				DM11		2				263	
●	MUX DATA TERM READY L		EM9S2		1-03				DM11						263	
●	MUX DATA TERM READY L				1								12-2/8		263	
●	MUX LINE EN L		DM1K1		1-01				DM11		1				264	
●	MUX LINE EN L		DM9K1		1-02				DM11		2				264	
●	MUX LINE EN L		EM9P2		1-03				DM11						264	
●	MUX LINE EN L				1								11-6/8		264	

●	DV11.P2 RUN NAME	HNO26R.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11:53 EXCEPTIONS	PAGE 25 RUN NUMBER
		A/P	PIN NAME	ORDER PIN	BAY - ORDER											
●	MUX NEW SYNC L		DM1L1		1-01				DM11		1				265	
●	MUX NEW SYNC L		DM9L1		1-02				DM11		2				265	
●	MUX NEW SYNC L		EM9R2		1-03				DM11						265	
●	MUX NEW SYNC L				1								11-6/8		265	
●	MUX RING L		DM1F2		1-01				DM11		1				266	
●	MUX RING L		DM9F2		1-02				DM11		2				266	
●	MUX RING L		EM9C1		1-03				DM11						266	
●	MUX RING L				1								11-0/8		266	
●	MUX RQ TO SEND L		DM1H1		1-01				DM11		1				267	
●	MUX RQ TO SEND L		DM9H1		1-02				DM11		2				267	
●	MUX RQ TO SEND L		EM9N2		1-03				DM11						267	
●	MUX RQ TO SEND L				1								12-0/8		267	
●	NPR ADDR 00 H		CM2H2		1-01				M7836		1				268	
●	NPR ADDR 00 H		CM3C1		1-02				M7837						268	
●	NPR ADDR 00 H				1								3-0/8		268	
●	NPR ADDRESS REG CLK L		CM4J2		1-01				M7838		1				269	
●	NPR ADDRESS REG CLK L		CM2B1		1-02				M7836						269	
●	NPR ADDRESS REG CLK L				1								4-6/8		269	
●	NPR DATA 00 H		CM3V1		1-01				M7837		1				270	
●	NPR DATA 00 H		EM2K1		1-02				M7836						270	
●	NPR DATA 00 H				1								6-6/8		270	
●	NPR DATA 01 H		CM3P2		1-01				M7837		1				271	
●	NPR DATA 01 H		EM2Q2		1-02				M7836						271	
●	NPR DATA 01 H				1								6-6/8		271	
●	NPR DATA 02 H		CM3B1		1-01				M7837		1				272	
●	NPR DATA 02 H		EM2F2		1-02				M7836						272	
●	NPR DATA 02 H				1								5-0/8		272	
●	NPR DATA 03 H		CM3R1		1-01				M7837		1				273	
●	NPR DATA 03 H		EM2F2		1-02				M7836						273	
●	NPR DATA 03 H				1								6-6/8		273	
●	NPR DATA 04 H		CM2F2		1-01				M7836		1				274	
●	NPR DATA 04 H		CM3T2		1-02				M7837						274	
●	NPR DATA 04 H				1								3-6/8		274	
●	NPR DATA 05 H		CM3M2		1-01				M7837		1				275	
●	NPR DATA 05 H		EM2H2		1-02				M7836						275	
●	NPR DATA 05 H				1								7-2/8		275	

●	DV11,P2 RUN NAME	HND28H.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 26
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	NPR DATO 06 H		RP2E1		1-01											276
●	NPR DATO 06 H		CR3M1		1-02											276
●	NPR DATO 06 H				1								5-6/8			276
●	NPR DATO 07 H		CR3U1		1-01											277
●	NPR DATO 07 H		FR2N2		1-02											277
●	NPR DATO 07 H				1								7-0/8			277
●	NPR DATO REG CLK L		AM2H1		1-01											278
●	NPR DATO REG CLK L		MM4E1		1-02											278
●	NPR DATO REG CLK L		DM3J2		1-03											278
●	NPR DATO REG CLK L				1								12-0/8			278
●	NPR OPERATION L		EM4T2		1-01											279
●	NPR OPERATION L		FR3K1		1-02											279
●	NPR OPERATION L				1								4-4/8			279
●	NPR SILO NOT AVAIL H		DM3K2		1-01											280
●	NPR SILO NOT AVAIL H		FR4J1		1-02											280
●	NPR SILO NOT AVAIL H				1								5-0/8			280
●	NPR STAT REP REG CLK L		MM3P1		1-01											281
●	NPR STAT REP REG CLK L		FR4R1		1-02											281
●	NPR STAT REP REG CLK L				1								4-0/8			281
●	NXM H		FR3K1		1-01											282
●	NXM H		FR4J2		1-02											282
●	NXM H				1								3-2/8			282
●	OUT LOW H		EM1N1		1-01											283
●	OUT LOW H		DM1U2		1-02											283
●	OUT LOW H		DM9U2		1-03											283
●	OUT LOW H		FR9J2		1-04											283
●	OUT LOW H				1								17-0/8			283
●	RAM OUTPUT 00 H		AP4H2		1-01											284
●	RAM OUTPUT 00 H		FR2D1		1-02											284
●	RAM OUTPUT 00 H				1								13-0/8			284
●	RAM OUTPUT 01 H		BR4A1		1-01											285
●	RAM OUTPUT 01 H		EM2J1		1-02											285
●	RAM OUTPUT 01 H				1								11-2/8			285
●	RAM OUTPUT 02 H		CR4V1		1-01											286
●	RAM OUTPUT 02 H		EM2U2		1-02											286
●	RAM OUTPUT 02 H				1								7-6/8			286

●	DV11,P2 RUN NAME	HND28R.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 27
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	RAM OUTPUT 03 H		CR4V2		1-01											287
●	RAM OUTPUT 03 H		EM2L1		1-02											287
●	RAM OUTPUT 03 H				1								7-2/8			287
●	RAM OUTPUT 03 L		BR4K2		1-01											288
●	RAM OUTPUT 03 L		DM2V2		1-02											288
●	RAM OUTPUT 03 L				1								9-0/8			288
●	RAM OUTPUT 04 H		CR2D2		1-01											289
●	RAM OUTPUT 04 H		CR4U1		1-02											289
●	RAM OUTPUT 04 H				1								4-2/8			289
●	RAM OUTPUT 05 H		DM4C1		1-01											290
●	RAM OUTPUT 05 H		EM2E1		1-02											290
●	RAM OUTPUT 05 H				1								5-4/8			290
●	RAM OUTPUT 06 H		FR2D1		1-01											291
●	RAM OUTPUT 06 H		BR4A1		1-02											291
●	RAM OUTPUT 06 H				1								7-4/8			291
●	RAM OUTPUT 07 H		AM4L2		1-01											292
●	RAM OUTPUT 07 H		EM2K2		1-02											292
●	RAM OUTPUT 07 H				1								13-2/8			292
●	RAM OUTPUT 08 H		AP4E2		1-01											293
●	RAM OUTPUT 08 H		EM2L2		1-02											293
●	RAM OUTPUT 08 H				1								13-6/8			293
●	RAM OUTPUT 09 H		AM4R2		1-01											294
●	RAM OUTPUT 09 H		EM2E2		1-02											294
●	RAM OUTPUT 09 H				1								12-2/8			294
●	RAM OUTPUT 10 H		AM4D2		1-01											295
●	RAM OUTPUT 10 H		EM2P2		1-02											295
●	RAM OUTPUT 10 H				1								14-4/8			295
●	RAM OUTPUT 11 H		AM4C1		1-01											296
●	RAM OUTPUT 11 H		FR2V1		1-02											296
●	RAM OUTPUT 11 H				1								17-6/8			296
●	RAM OUTPUT 12 H		AM2N1		1-01											297
●	RAM OUTPUT 12 H		EM4E1		1-02											297
●	RAM OUTPUT 12 H				1								12-2/8			297
●	RAM OUTPUT 13 H		AM2P1		1-01											298
●	RAM OUTPUT 13 H		DM4R1		1-02											298
●	RAM OUTPUT 13 H				1								11-0/8			298

● DV11.P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 30 RUN NUMBER
	A/P	PIN NAME	ORDER PIN	BAY - ORDER											
● RCV IN 01 H		BR5D1												1-PIN RUN	323
● RCV IN 02 H		BR5K2												1-PIN RUN	324
● RCV IN 03 H		BR5K1												1-PIN RUN	325
● RCV IN 04 H		BR6F2												1-PIN RUN	326
● RCV IN 05 H		BR6D1												1-PIN RUN	327
● RCV IN 06 H		BR6K2												1-PIN RUN	328
● RCV IN 07 H		BR6K1												1-PIN RUN	329
● RCV IN 08 H		BR7F2												1-PIN RUN	330
● RCV IN 09 H		BR7D1												1-PIN RUN	331
● RCV IN 10 H		BR7K2												1-PIN RUN	332
● RCV IN 11 H		BR7K1												1-PIN RUN	333
● RCV IN 12 H		BR8F2												1-PIN RUN	334
● RCV IN 13 H		BR8D1												1-PIN RUN	335
● RCV IN 14 H		BR8K2												1-PIN RUN	336
● RCV IN 15 H		BR8K1												1-PIN RUN	337
● RCV CHAR WAITING H		BR4N2		1-01											338
● RCV CHAR WAITING H		BR2A1		1-02											338
● RCV CHAR WAITING H				1									4-2/8		338
● RDE 20-03 H		FR5U1												1-PIN RUN	339
● RDE 24-07 H		FR6U1												1-PIN RUN	340
● RDE 28-11 H		FR7U1												1-PIN RUN	341
● RDE 12-15 H		FR6U1												1-PIN RUN	342
● READY IN L		DR4L1		1-01											343
● READY IN L		FR2K2		1-02											343
● READY IN L				1									7-6/8		343

● DV11.P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 31 RUN NUMBER
	A/P	PIN NAME	ORDER PIN	BAY - ORDER											
● RECEIVED DATA ENABLE H		CR8N2		1-01											344
● RECEIVED DATA ENABLE H		CR7N2		1-02											344
● RECEIVED DATA ENABLE H		CR6N2		1-03											344
● RECEIVED DATA ENABLE H		CR5N2		1-04											344
● RECEIVED DATA ENABLE H		FR2R2		1-05											344
● RECEIVED DATA ENABLE H				1									19-4/8		344
● RECEIVER FLAG L		FR2K1		1-01											345
● RECEIVER FLAG L		FR5M2		1-02											345
● RECEIVER FLAG L		FR6M2		1-03											345
● RECEIVER FLAG L		FR7M2		1-04											345
● RECEIVER FLAG L		FR8M2		1-05											345
● RECEIVER FLAG L				1									12-4/8		345
● RECEIVER FLAG WAITING		BR4K2		1-01											346
● RECEIVER FLAG WAITING		FR2J2		1-02											346
● RECEIVER FLAG WAITING				1									5-2/8		346
● RECV DATA 00 L		FR2N2		1-01											347
● RECV DATA 00 L		FR5P2		1-02											347
● RECV DATA 00 L		FR6P2		1-03											347
● RECV DATA 00 L		FR7P2		1-04											347
● RECV DATA 00 L		FR8P2		1-05											347
● RECV DATA 00 L				1									12-0/8		347
● RECV DATA 01 L		FR2N1		1-01											348
● RECV DATA 01 L		FR5M2		1-02											348
● RECV DATA 01 L		FR6N2		1-03											348
● RECV DATA 01 L		FR7N2		1-04											348
● RECV DATA 01 L		FR8M2		1-05											348
● RECV DATA 01 L				1									12-2/8		348
● RECV DATA 02 L		FR2J1		1-01											349
● RECV DATA 02 L		FR5P1		1-02											349
● RECV DATA 02 L		FR6P1		1-03											349
● RECV DATA 02 L		FR7P1		1-04											349
● RECV DATA 02 L		FR8P1		1-05											349
● RECV DATA 02 L				1									12-2/8		349
● RECV DATA 03 L		FR2F1		1-01											350
● RECV DATA 03 L		FR5M1		1-02											350
● RECV DATA 03 L		FR6M1		1-03											350
● RECV DATA 03 L		FR7M1		1-04											350
● RECV DATA 03 L		FR8M1		1-05											350
● RECV DATA 03 L				1									12-4/8		350

● DV11.P2 RUN NAME	HND2R6.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 32
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
● RECV DATA 04 L		F02L2		1-01							M7836	1			351
● RECV DATA 04 L		F05S1		1-02							M7839	2			351
● RECV DATA 04 L		F06S1		1-03							M7839	1			351
● RECV DATA 04 L		F07S1		1-04							M7839	2			351
● RECV DATA 04 L		F08S1		1-05							M7839				351
● RECV DATA 04 L				1									12-0/8		351
● RECV DATA 05 L		F02M2		1-01							M7836	1			352
● RECV DATA 05 L		F05R1		1-02							M7839	2			352
● RECV DATA 05 L		F06R1		1-03							M7839	1			352
● RECV DATA 05 L		F07R1		1-04							M7839	2			352
● RECV DATA 05 L		F08R1		1-05							M7839				352
● RECV DATA 05 L				1									12-2/8		352
● RECV DATA 06 L		F02H2		1-01							M7836	1			353
● RECV DATA 06 L		F05J1		1-02							M7839	2			353
● RECV DATA 06 L		F06J1		1-03							M7839	1			353
● RECV DATA 06 L		F07J1		1-04							M7839	2			353
● RECV DATA 06 L		F08J1		1-05							M7839				353
● RECV DATA 06 L				1									12-0/8		353
● RECV DATA 07 L		D0202		1-01							M7836	1			354
● RECV DATA 07 L		F05H1		1-02							M7839	2			354
● RECV DATA 07 L		F06H1		1-03							M7839	1			354
● RECV DATA 07 L		F07H1		1-04							M7839	2			354
● RECV DATA 07 L		F08H1		1-05							M7839				354
● RECV DATA 07 L				1									16-6/8		354
● REQUEST BUS H		B03F2		1-01							M7837	1			355
● REQUEST BUS H		C04S1		1-02							M7838				355
● REQUEST BUS H				1									6-0/8		355
● RESYNC 1 00(0) H		C05V2									M7839			1-PIN RUN	356
● RESYNC 1 01(0) H		B05H2									M7839			1-PIN RUN	357
● RESYNC 1 02(0) H		D05N2									M7839			1-PIN RUN	358
● RESYNC 1 03(0) H		C05K2									M7839			1-PIN RUN	359
● RESYNC 1 04(0) H		C06V2									M7839			1-PIN RUN	360
● RESYNC 1 05(0) H		B06H2									M7839			1-PIN RUN	361
● RESYNC 1 06(0) H		D06N2									M7839			1-PIN RUN	362

● DV11.P2 RUN NAME	HND2R6.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 33
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
● RESYNC 1 07(0) H		C06K2									M7839			1-PIN RUN	363
● RESYNC 1 08(0) H		C07V2									M7839			1-PIN RUN	364
● RESYNC 1 09(0) H		B07H2									M7839			1-PIN RUN	365
● RESYNC 1 10(0) H		D07N2									M7839			1-PIN RUN	366
● RESYNC 1 11(0) H		C07K2									M7839			1-PIN RUN	367
● RESYNC 1 12(0) H		C08V2									M7839			1-PIN RUN	368
● RESYNC 1 13(0) H		B08H2									M7839			1-PIN RUN	369
● RESYNC 1 14(0) H		D08N2									M7839			1-PIN RUN	370
● RESYNC 1 15(0) H		C08K2									M7839			1-PIN RUN	371
● RESYNC 2 00(0) H		C05D2									M7839			1-PIN RUN	372
● RESYNC 2 01(0) H		C05F2									M7839			1-PIN RUN	373
● RESYNC 2 02(0) H		D05R2									M7839			1-PIN RUN	374
● RESYNC 2 03(0) H		C05M2									M7839			1-PIN RUN	375
● RESYNC 2 04(0) H		D06D2									M7839			1-PIN RUN	376
● RESYNC 2 05(0) H		C06F2									M7839			1-PIN RUN	377
● RESYNC 2 06(0) H		D06R2									M7839			1-PIN RUN	378
● RESYNC 2 07(0) H		C06Y2									M7839			1-PIN RUN	379
● RESYNC 2 08(0) H		D07D2									M7839			1-PIN RUN	380
● RESYNC 2 09(0) H		C07F2									M7839			1-PIN RUN	381
● RESYNC 2 10(0) H		D07R2									M7839			1-PIN RUN	382
● RESYNC 2 11(0) H		C07K2									M7839			1-PIN RUN	383
● RESYNC 2 12(0) H		D08D2									M7839			1-PIN RUN	384
● RESYNC 2 13(0) H		C08F2									M7839			1-PIN RUN	385

● DV11.P2 RUN NAME	HND2RB.V23(23) P5/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 34
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
● RESYNC 2 14(0) H		D08R2												1-PIN RUN	386
● RESYNC 2 15(0) H		D08M2												1-PIN RUN	387
● RESYNC PULSE 00 L		D05L2												1-PIN RUN	388
● RESYNC PULSE 01 L		D05K2												1-PIN RUN	389
● RESYNC PULSE 02 L		D05J2												1-PIN RUN	390
● RESYNC PULSE 03 L		D05H2												1-PIN RUN	391
● RESYNC PULSE 04 L		D06L2												1-PIN RUN	392
● RESYNC PULSE 05 L		D06K2												1-PIN RUN	393
● RESYNC PULSE 06 H		D06J2												1-PIN RUN	394
● RESYNC PULSE 07 L		D06H2												1-PIN RUN	395
● RESYNC PULSE 08 L		D07L2												1-PIN RUN	396
● RESYNC PULSE 09 L		D07K2												1-PIN RUN	397
● RESYNC PULSE 10 L		D07J2												1-PIN RUN	398
● RESYNC PULSE 11 L		D07H2												1-PIN RUN	399
● RESYNC PULSE 12 L		D08L2												1-PIN RUN	400
● RESYNC PULSE 13 L		D08K2												1-PIN RUN	401
● RESYNC PULSE 14 L		D08J2												1-PIN RUN	402
● RESYNC PULSE 15 L		D08H2												1-PIN RUN	403
● RESYNC PULSE L		A02C1		1-01											404
● RESYNC PULSE L		C04E2		1-02											404
● RESYNC PULSE L		D05F2		1-03											404
● RESYNC PULSE L		D06F2		1-04											404
● RESYNC PULSE L		D07F2		1-05											404
● RESYNC PULSE L		D08F2		1-06											404
● RESYNC PULSE L				1									22-2/8		404
● RICK CLOCK L		B04E2		1-01											405
● RICK CLOCK L		D03D1		1-02											405
● RICK CLOCK L				1									7-6/8		405

● DV11.P2 RUN NAME	HND2RB.V23(23) P5/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 35	
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER	
● RIRR 00 H		E02N1		1-01												406
● RIRR 00 H		F03D2		1-02												406
● RIRR 00 H				1									4-4/8			406
● RIRR 01 H		D03H1		1-01												407
● RIRR 01 H		E02M2		1-02												407
● RIRR 01 H				1									6-2/8			407
● RIRR 02 H		D03A1		1-01												408
● RIRR 02 H		E02R2		1-02												408
● RIRR 02 H				1									6-4/8			408
● RIRR 03 H		D03E1		1-01												409
● RIRR 03 H		F02D1		1-02												409
● RIRR 03 H				1									7-6/8			409
● RIRR 04 H		A02M2		1-01												410
● RIRR 04 H		F03B2		1-02												410
● RIRR 04 H				1									14-6/8			410
● RIRR 05 H		A02H1		1-01												411
● RIRR 05 H		F03M1		1-02												411
● RIRR 05 H				1									15-4/8			411
● RIRR 06 H		F02D1		1-01												412
● RIRR 06 H		D03H1		1-02												412
● RIRR 06 H				1									9-6/8			412
● RIRR 07 H		A02U2		1-01												413
● RIRR 07 H		F03K2		1-02												413
● RIRR 07 H				1									14-6/8			413
● ROM DATA 00 H		B04C1		1-01												414
● ROM DATA 00 H		D03C1		1-02												414
● ROM DATA 00 H		F02M1		1-03												414
● ROM DATA 00 H				1									16-4/8			414
● ROM DATA 01 H		B04D1		1-01												415
● ROM DATA 01 H		D03D2		1-02												415
● ROM DATA 01 H		F02H1		1-03												415
● ROM DATA 01 H				1									17-0/8			415
● ROM DATA 02 H		B04D2		1-01												416
● ROM DATA 02 H		D03M2		1-02												416
● ROM DATA 02 H		F02V2		1-03												416
● ROM DATA 02 H				1									17-4/8			416

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				21-MAR-75		11153		PAGE 36				
A/P	PIN NAME	ORDER PIN	BAY - ORDEP	Q	DRW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
●	ROM DATA 03 H		R04L1	1-01				M7838		1				417
●	ROM DATA 03 H		E03T2	1-02				M7837		2				417
●	ROM DATA 03 H		F02S1	1-03				M7836						417
	ROM DATA 03 H			1								16-2/0		417
●	ROM DATA 04 H		C04P2	1-01				M7838		1				418
●	ROM DATA 04 H		E02V1	1-02				M7836		2				418
●	ROM DATA 04 H		F03E2	1-03				M7837						418
	ROM DATA 04 H			1								12-4/0		418
●	ROM DATA 05 H		C04E1	1-01				M7838		1				419
●	ROM DATA 05 H		E02F2	1-02				M7836		2				419
●	ROM DATA 05 H		F03S1	1-03				M7837						419
	ROM DATA 05 H			1								14-2/0		419
●	ROM DATA 06 H		C04F1	1-01				M7838		1				420
●	ROM DATA 06 H		E02U1	1-02				M7836		2				420
●	ROM DATA 06 H		F03A1	1-03				M7837						420
	ROM DATA 06 H			1								12-6/0		420
●	ROM DATA 07 H		C04H2	1-01				M7838		2				421
●	ROM DATA 07 H		E02S2	1-02				M7836		1				421
●	ROM DATA 07 H		F03M2	1-03				M7837						421
	ROM DATA 07 H			1								13-6/0		421
●	ROM DATA 08 H		A02A1	1-01				M7836		1				422
●	ROM DATA 08 H		E04D1	1-02				M7838		2				422
●	ROM DATA 08 H		F03F2	1-03				M7837						422
	ROM DATA 08 H			1								17-0/0		422
●	ROM DATA 09 H		A02B1	1-01				M7836		1				423
●	ROM DATA 09 H		E04A1	1-02				M7838		2				423
●	ROM DATA 09 H		F03M2	1-03				M7837						423
	ROM DATA 09 H			1								16-6/0		423
●	ROM DATA 10 H		C04U2	1-01				M7838		1				424
●	ROM DATA 10 H		F03L2	1-02				M7837						424
	ROM DATA 10 H			1								9-6/0		424
●	ROM DATA 11 H		D04B2	1-01				M7838		1				425
●	ROM DATA 11 H		F03F2	1-02				M7837						425
	ROM DATA 11 H			1								8-2/0		425
●	ROM DATA 12 H		E04R2	1-01				M7838		1				426
●	ROM DATA 12 H		F03M1	1-02				M7837						426
	ROM DATA 12 H			1								5-0/0		426

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				21-MAR-75		11153		PAGE 37				
A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
●	ROM DATA 13 H		E04S2	1-01				M7838		1				427
●	ROM DATA 13 H		F03V2	1-02				M7837						427
	ROM DATA 13 H			1								5-6/0		427
●	ROM DATA 14 H		E03V2	1-01				M7837		1				428
●	ROM DATA 14 H		E04S1	1-02				M7838						428
	ROM DATA 14 H			1								2-6/0		428
●	ROM DATA 15 H		E03L1	1-01				M7837		1				429
●	ROM DATA 15 H		F04E2	1-02				M7838						429
	ROM DATA 15 H			1								3-2/0		429
●	RX CLOCK 04 H		D05E2					M7839					1-PIN RUN	430
●	RX CLOCK 05 H		C05E2					M7839					1-PIN RUN	431
●	RX CLOCK 06 H		D05S2					M7839					1-PIN RUN	432
●	RX CLOCK 07 H		C05P2					M7839					1-PIN RUN	433
●	RX CLOCK 08 H		D06E2					M7839					1-PIN RUN	434
●	RX CLOCK 09 H		C06E2					M7839					1-PIN RUN	435
●	RX CLOCK 10 H		D06S2					M7839					1-PIN RUN	436
●	RX CLOCK 11 H		C06P2					M7839					1-PIN RUN	437
●	RX CLOCK 12 H		D07E2					M7839					1-PIN RUN	438
●	RX CLOCK 13 H		C07E2					M7839					1-PIN RUN	439
●	RX CLOCK 14 H		D07S2					M7839					1-PIN RUN	440
●	RX CLOCK 15 H		C07P2					M7839					1-PIN RUN	441
●	RX CLOCK 16 H		D08E2					M7839					1-PIN RUN	442
●	RX CLOCK 17 H		C08E2					M7839					1-PIN RUN	443
●	RX CLOCK 18 H		D08S2					M7839					1-PIN RUN	444
●	RX CLOCK 19 H		C08P2					M7839					1-PIN RUN	445
●	SCR 00 H		E03F1	1-01				M7837		1				446
●	SCR 00 H		F04A1	1-02				M7838						446
	SCR 00 H			1								4-6/0		446

●	DV11.P2 RUN NAME	HND2RR.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 38
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	SCR 21 H		F03P1		1-01											447
●	SCR 21 H		F04F2		1-02											447
●	SCR 01 H				Y								3-4/8			447
●	SCR 22 H		E03H1		1-01											448
●	SCR 02 H		E04U1		1-02											448
●	SCR 02 H				1								4-4/8			448
●	SCR 23 L		D04K2		1-01											449
●	SCR 23 L		E03E1		1-02											449
●	SCR 23 L				1								4-0/8			449
●	SCR 24 H		D04J1		1-01											450
●	SCR 24 H		E03A1		1-02											450
●	SCR 24 H				1								4-2/8			450
●	SCR 25 H		D04K1		1-01											451
●	SCR 25 H		F03N2		1-02											451
●	SCR 25 H				1								0-0/8			451
●	SCR 27 H		D03V1		1-01											452
●	SCR 27 H		F02B1		1-02											452
●	SCR 27 H				1								5-6/8			452
●	SCR 28 H		A03V2		1-01											453
●	SCR 28 H		E04K1		1-02											453
●	SCR 28 H				1								11-6/8			453
●	SCR 11 H		B03P2		1-01											454
●	SCR 11 H		E04L1		1-02											454
●	SCR 11 H				1								10-0/8			454
●	SELECT 2 H		E01S2		1-01											455
●	SELECT 2 H		F09F2		1-02											455
●	SELECT 2 H				1								7-2/8			455
●	SELECT 2 H		E01T2		1-01											456
●	SELECT 2 H		D01T2		1-02											456
●	SELECT 2 H		D09T2		1-03											456
●	SELECT 2 H		F09L2		1-04											456
●	SELECT 2 H				1								17-6/8			456
●	SERIAL OUT 00 L		A05J2												1-PIN RUN	457
●	SERIAL OUT 01 L		A05B1												1-PIN RUN	458

●	DV11.P2 RUN NAME	HND2RR.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 39
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	SERIAL OUT 02 L		A05T2													459
●	SERIAL OUT 03 L		A05H2													460
●	SERIAL OUT 04 L		A06J2													461
●	SERIAL OUT 05 L		A06H1													462
●	SERIAL OUT 06 L		A06T2													463
●	SERIAL OUT 07 L		A06H2													464
●	SERIAL OUT 08 L		A07J2													465
●	SERIAL OUT 09 L		A07H1													466
●	SERIAL OUT 10 L		A07T2													467
●	SERIAL OUT 11 L		A07H2													468
●	SERIAL OUT 12 L		A08T2													469
●	SERIAL OUT 13 L		A08H1													470
●	SERIAL OUT 14 L		A08T2													471
●	SERIAL OUT 15 L		A08H2													472
●	SET TRAP L		C04D2		1-01											473
●	SET TRAP L		C05D2		1-02											473
●	SET TRAP L		C06D2		1-03											473
●	SET TRAP L		C07D2		1-04											473
●	SET TRAP L		C08D2		1-05											473
●	SET TRAP L				1								12-4/8			473
●	SET/CLEAR 03 L		C04D1		1-01											474
●	SFT/CLEAR 03 L		D03H2		1-02											474
●	SET/CLEAR 03 L				1								5-6/8			474
●	SET/CLEAR 04 L		C04H1		1-01											475
●	SET/CLEAR 04 L		F02H2		1-02											475
●	SET/CLEAR 04 L				1								11-2/8			475
●	SOURCE CLR A 03-03 L		B05J1												1-PIN RUN	476
●	SOURCE CLR A 04-07 L		B06J1												1-PIN RUN	477

●	DV11,P2 RUN NAME	HND286.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 40
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	SOURCE CLK A 08-11 L		AV7J1												1-PIN RUN	478
●	SOURCE CLK A 12-15 L		AV8J1												1-PIN RUN	479
●	SOURCE CLK B 02-03 L		AV5N2												1-PIN RUN	480
●	SOURCE CLK B 04-07 L		AV6N2												1-PIN RUN	481
●	SOURCE CLK B 08-11 L		AV7N2												1-PIN RUN	482
●	SOURCE CLK B 12-15 L		AV8N2												1-PIN RUN	483
●	SRS 20 H		AV8M2	1-01												484
●	SRS 20 H		AV7M2	1-02												484
●	SRS 20 H		AV6M2	1-03												484
●	SRS 20 H		AV5M2	1-04												484
●	SRS 20 H		AV4M2	1-05												484
●	SRS 20 H		AV3E1	1-06												484
●	SRS 20 H			1										23-2/8		484
●	SRS 21 H		AV8T2	1-01												485
●	SRS 21 H		AV7T2	1-02												485
●	SRS 21 H		AV6T2	1-03												485
●	SRS 21 H		AV5T2	1-04												485
●	SRS 21 H		AV4M1	1-05												485
●	SRS 21 H		AV3T2	1-06												485
●	SRS 21 H			1										25-2/8		485
●	SRS 22 H		AV6R2	1-01												486
●	SRS 22 H		AV5R2	1-02												486
●	SRS 22 H		AV4T2	1-03												486
●	SRS 22 H		AV3R1	1-04												486
●	SRS 22 H			1										17-0/8		486
●	SRS 22 L		AV7R2	1-01												487
●	SRS 22 L		AV5R2	1-02												487
●	SRS 22 L		AV4C1	1-03												487
●	SRS 22 L			1										7-0/8		487
●	SRS 23 H		AV8S2	1-01												488
●	SRS 23 H		AV7S2	1-02												488
●	SRS 23 H		AV4S2	1-03												488
●	SRS 23 H		AV3S2	1-04												488
●	SRS 23 H			1										16-6/8		488

●	DV11,P2 RUN NAME	HND286.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 41
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	SRS 23 L		AV4V2	1-01												489
●	SRS 23 L		AV5S2	1-02												489
●	SRS 23 L		AV6S2	1-03												489
●	SRS 23 L			1										5-6/8		489
●	SRS 24 H		AV4E2	1-01												490
●	SRS 24 H		AV3N2	1-02												490
●	SRS 24 H			1										6-0/8		490
●	SRS 29 H		AV4M1	1-01												491
●	SRS 29 H		AV3M1	1-02												491
●	SRS 29 H			1										5-0/8		491
●	SRS 12 H		AV4V1	1-01												492
●	SRS 12 H		AV3R1	1-02												492
●	SRS 12 H			1										7-2/8		492
●	SRS 11 H		AV4F1	1-01												493
●	SRS 11 H		AV3U2	1-02												493
●	SRS 11 H			1										6-4/8		493
●	SYSTEM MODE 00-23 H		AV5S2												1-PIN RUN	494
●	SYSTEM MODE 04-27 H		AV6S2												1-PIN RUN	495
●	SYSTEM MODE 08-11 H		AV7S2												1-PIN RUN	496
●	SYSTEM MODE 12-15 H		AV8S2												1-PIN RUN	497
●	TCO 24 H		AV5H2												1-PIN RUN	498
●	TCO 21 H		AV5P2												1-PIN RUN	499
●	TCO 22 H		AV5J2												1-PIN RUN	500
●	TCO 23 H		AV5D2												1-PIN RUN	501
●	TCO 24 H		AV6H2												1-PIN RUN	502
●	TCO 25 H		AV6P2												1-PIN RUN	503
●	TCO 26 H		AV6J2												1-PIN RUN	504
●	TCO 27 H		AV6D2												1-PIN RUN	505
●	TCO 28 H		AV7H2												1-PIN RUN	506

DV11.P2		HMC286.V23(23) 05/24/74				21-MAR-75		11153		PAGE 42					
RUN NAME	A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
TCO 09 H		E07P2												1-PIN RUN	507
TCO 10 H		E07J2												1-PIN RUN	508
TCO 11 H		E07D2												1-PIN RUN	509
TCO 12 H		E08H2												1-PIN RUN	510
TCO 13 H		E06P2												1-PIN RUN	511
TCO 14 H		E08J2												1-PIN RUN	512
TCO 15 H		E28D2												1-PIN RUN	513
THARK 00 L		C05D2												1-PIN RUN	514
THARK 01 L		C05B2												1-PIN RUN	515
THARK 02 L		F05L2												1-PIN RUN	516
THARK 03 L		F05E2												1-PIN RUN	517
THARK 04 L		C06D2												1-PIN RUN	518
THARK 05 L		C06B2												1-PIN RUN	519
THARK 06 L		E06L2												1-PIN RUN	520
THARK 07 L		E06E2												1-PIN RUN	521
THARK 08 L		C07D2												1-PIN RUN	522
THARK 09 L		C07B2												1-PIN RUN	523
THARK 10 L		E07L2												1-PIN RUN	524
THARK 11 L		E07E2												1-PIN RUN	525
THARK 12 L		C08D2												1-PIN RUN	526
THARK 13 L		C08B2												1-PIN RUN	527
THARK 14 L		E08L2												1-PIN RUN	528
THARK 15 L		E08E2												1-PIN RUN	529

DV11.P2		HMC286.V23(23) 05/24/74				21-MAR-75		11153		PAGE 43						
RUN NAME	A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER	
TP CL2		E01L2												1-PIN RUN	530	
TP EXT CAP		E01B1												1-PIN RUN	531	
TP FL1		F09L1												1-PIN RUN	532	
TRAN DATA 00 H		C04H1	1-01											M7838	1	533
TRAN DATA 00 H		F05U2	1-02											M7839	2	533
TRAN DATA 00 H		F06U2	1-03											M7839	1	533
TRAN DATA 00 H		E07J2	1-04											M7839	2	533
TRAN DATA 00 H		F08U2	1-05											M7839		533
TRAN DATA 00 H			1										20-2/8			533
TRAN DATA 01 H		C04J1	1-01											M7838	1	534
TRAN DATA 01 H		F05I2	1-02											M7839	2	534
TRAN DATA 01 H		F06T2	1-03											M7839	1	534
TRAN DATA 01 H		E07I2	1-04											M7839	2	534
TRAN DATA 01 H		F08I2	1-05											M7839		534
TRAN DATA 01 H			1										20-0/8			534
TRAN DATA 02 H		C04L2	1-01											M7838	1	535
TRAN DATA 02 H		F05V1	1-02											M7839	2	535
TRAN DATA 02 H		F06V1	1-03											M7839	1	535
TRAN DATA 02 H		E07V1	1-04											M7839	2	535
TRAN DATA 02 H		F08V1	1-05											M7839		535
TRAN DATA 02 H			1										19-6/8			535
TRAN DATA 03 H		C04S2	1-01											M7838	1	536
TRAN DATA 03 H		F05S2	1-02											M7839	2	536
TRAN DATA 03 H		F06S2	1-03											M7839	1	536
TRAN DATA 03 H		E07S2	1-04											M7839	2	536
TRAN DATA 03 H		F08S2	1-05											M7839		536
TRAN DATA 03 H			1										19-2/8			536
TRAN DATA 04 H		A04T2	1-01											M7838	1	537
TRAN DATA 04 H		F05V2	1-02											M7839	2	537
TRAN DATA 04 H		F06V2	1-03											M7839	1	537
TRAN DATA 04 H		E07V2	1-04											M7839	2	537
TRAN DATA 04 H		F08V2	1-05											M7839		537
TRAN DATA 04 H			1										24-2/8			537
TRAN DATA 05 H		A04S1	1-01											M7838	1	538
TRAN DATA 05 H		F05R2	1-02											M7839	2	538
TRAN DATA 05 H		F06P2	1-03											M7839	1	538
TRAN DATA 05 H		F07R2	1-04											M7839	2	538
TRAN DATA 05 H		F08R2	1-05											M7839		538
TRAN DATA 05 H			1										24-0/8			538

DV11.P2		HND288.V23(23) 05/24/74								21-MAR-75	11:53	PAGE 44				
RUN NAME		A/P	PIN	ORDER	BAY -	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN
			NAME	PIN	ORDEK											NUMBER
●	TRAN DATA 06 H		AP4Y2		1-01				M7838			1				539
●	TRAN DATA 06 H		EW5M2		1-02				M7839			2				539
●	TRAN DATA 06 H		EW6M2		1-03				M7839			1				539
●	TRAN DATA 06 H		EW7M2		1-04				M7839			2				539
●	TRAN DATA 06 H		EW8M2		1-05				M7839			1				539
●	TRAN DATA 06 H				1									20-4/8		539
●	TRAN DATA 07 H		AW4S2		1-01				M7838			1				540
●	TRAN DATA 07 H		EW5P1		1-02				M7839			2				540
●	TRAN DATA 07 H		EW6P1		1-03				M7839			1				540
●	TRAN DATA 07 H		EW7P1		1-04				M7839			2				540
●	TRAN DATA 07 H		EW8P1		1-05				M7839			1				540
●	TRAN DATA 07 H				1									21-0/8		540
●	TRAN DATA 08 H		DW4F2		1-01				M7838			1				541
●	TRAN DATA 08 H		EW5R1		1-02				M7839			2				541
●	TRAN DATA 08 H		EW6R1		1-03				M7839			1				541
●	TRAN DATA 08 H		EW7R1		1-04				M7839			2				541
●	TRAN DATA 08 H		EW8R1		1-05				M7839			1				541
●	TRAN DATA 08 H				1									14-2/8		541
●	TRAN FLAG WAITING L		EW4P2		1-01				M7838			1				542
●	TRAN FLAG WAITING L		EW5L2		1-02				M7839			2				542
●	TRAN FLAG WAITING L		EW6L2		1-03				M7839			1				542
●	TRAN FLAG WAITING L		EW7L2		1-04				M7839			2				542
●	TRAN FLAG WAITING L		EW8L2		1-05				M7839			1				542
●	TRAN FLAG WAITING L				1									18-4/8		542
●	TRANS DISABLE 02-03 H		AW5F2						M7839						1-PIN RUN	543
●	TRANS DISABLE 04-07 H		AW6F2						M7839						1-PIN RUN	544
●	TRANS DISABLE 08-11 H		AW7F2						M7839						1-PIN RUN	545
●	TRANS DISABLE 12-15 H		AW8F2						M7839						1-PIN RUN	546
●	TRANSFER BUS 00 H		EW4J2		1-01				M7838			2				547
●	TRANSFER BUS 00 H		EW3M2		1-02				M7837			1				547
●	TRANSFER BUS 00 H		DW2T2		1-03				M7836			1				547
●	TRANSFER BUS 00 H				1									9-4/8		547
●	TRANSFER BUS 01 H		EW4K2		1-01				M7838			2				548
●	TRANSFER BUS 01 H		EW3K2		1-02				M7837			1				548
●	TRANSFER BUS 01 H		DW2P2		1-03				M7836			1				548
●	TRANSFER BUS 01 H				1									8-4/8		548

DV11.P2		HND286.V23(23) 05/24/74								21-MAR-75	11:53	PAGE 45				
RUN NAME		A/P	PIN	ORDER	BAY -	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN
			NAME	PIN	ORDER											NUMBER
●	TRANSFER BUS 02 H		EW4M2		1-01				M7838			2				549
●	TRANSFER BUS 02 H		EW3K1		1-02				M7837			1				549
●	TRANSFER BUS 02 H		DW2M2		1-03				M7836			1				549
●	TRANSFER BUS 02 H				1									8-6/8		549
●	TRANSFER BUS 03 H		EW4M1		1-01				M7838			1				550
●	TRANSFER BUS 03 H		EW3L1		1-02				M7837			2				550
●	TRANSFER BUS 03 H		DW2R2		1-03				M7836			1				550
●	TRANSFER BUS 03 H				1									8-4/8		550
●	TRANSFER BUS 04 H		AW4M2		1-01				M7838			1				551
●	TRANSFER BUS 04 H		EW2E2		1-02				M7836			2				551
●	TRANSFER BUS 04 H		EW3R2		1-03				M7837			1				551
●	TRANSFER BUS 04 H				1									11-0/8		551
●	TRANSFER BUS 05 H		AW4M1		1-01				M7838			1				552
●	TRANSFER BUS 05 H		EW3M1		1-02				M7837			2				552
●	TRANSFER BUS 05 H		EW2J2		1-03				M7836			1				552
●	TRANSFER BUS 05 H				1									14-6/8		552
●	TRANSFER BUS 06 H		AW4U2		1-01				M7838			2				553
●	TRANSFER BUS 06 H		EW2U2		1-02				M7836			1				553
●	TRANSFER BUS 06 H		EW3P1		1-03				M7837			1				553
●	TRANSFER BUS 06 H				1									9-6/8		553
●	TRANSFER BUS 07 H		AW4U1		1-01				M7838			2				554
●	TRANSFER BUS 07 H		EW3S2		1-02				M7837			1				554
●	TRANSFER BUS 07 H		EW2P1		1-03				M7836			1				554
●	TRANSFER BUS 07 H				1									15-2/8		554
●	TRANSFER BUS 08 H		EW3C1		1-01				M7837			2				555
●	TRANSFER BUS 08 H		EW2R1		1-02				M7836			1				555
●	TRANSFER BUS 08 H		EW4P2		1-03				M7838			1				555
●	TRANSFER BUS 08 H				1									9-6/8		555
●	TRANSFER BUS 09 H		EW3B2		1-01				M7837			2				556
●	TRANSFER BUS 09 H		EW2S1		1-02				M7836			1				556
●	TRANSFER BUS 09 H		EW4M2		1-03				M7838			1				556
●	TRANSFER BUS 09 H				1									9-4/8		556
●	TRANSFER BUS 10 H		EW3D2		1-01				M7837			2				557
●	TRANSFER BUS 10 H		EW2V2		1-02				M7836			1				557
●	TRANSFER BUS 10 H		EW4M2		1-03				M7838			1				557
●	TRANSFER BUS 10 H				1									9-0/8		557

0V11,P2
RUN NAME

HND2PK.V23(23) 05/24/74
A/P PIN ORDER DAY -
NAME PIN ORDER


Q DRAW RV PG Y X Z REMARKS

21-MAR-75 11:53 PAGE 46
LENGTH EXCEPTIONS RUN
NUMBER

TRANSFER BUS 11 H	BP2E2	1-01	M7836	1		558
TRANSFER BUS 11 H	EM3E2	1-02	M7837	2		558
TRANSFER BUS 11 H	FO4V1	1-03	M7838			558
TRANSFER BUS 11 H		1			17-2/8	558
TRANSFER BUS 12 H	A02P2	1-01	M7836	1		559
TRANSFER BUS 12 H	DM3K1	1-02	M7837	2		559
TRANSFER BUS 12 H	EM4M1	1-03	M7838			559
TRANSFER BUS 12 H		1			15-2/8	559
TRANSFER BUS 13 H	A02S2	1-01	M7836	1		560
TRANSFER BUS 13 H	DM3L2	1-02	M7837	2		560
TRANSFER BUS 13 H	EM4L2	1-03	M7838			560
TRANSFER BUS 13 H		1			15-0/8	560
TRANSFER BUS 14 H	BM2F1	1-01	M7836	1		561
TRANSFER BUS 14 H	DM3F2	1-02	M7837	2		561
TRANSFER BUS 14 H	EM4M2	1-03	M7838			561
TRANSFER BUS 14 H		1			13-6/8	561
TRANSFER BUS 15 H	A02V2	1-01	M7836	1		562
TRANSFER BUS 15 H	DM3J1	1-02	M7837	2		562
TRANSFER BUS 15 H	FO4P1	1-03	M7838			562
TRANSFER BUS 15 H		1			15-0/8	562
TRANSFER BUS 16 H	AM2L1	1-01	M7836	1		563
TRANSFER BUS 16 H	DM4J2	1-02	M7838			563
TRANSFER BUS 16 H		1			10-6/8	563
TRANSFER BUS 17 H	BP2A1	1-01	M7836	1		564
TRANSFER BUS 17 H	DM4K2	1-02	M7838			564
TRANSFER BUS 17 H		1			9-2/8	564
TRANSFER SOURCE ENAB L	DM2K2	1-01	M7836	1		565
TRANSFER SOURCE ENAB L	FO4B2	1-02	M7838			565
TRANSFER SOURCE ENAB L		1			7-2/8	565
TRANSMITTER STROBE H	AM4M2	1-01	M7838	1		566
TRANSMITTER STROBE H	EM5H2	1-02	M7839	2		566
TRANSMITTER STROBE H	EM6H2	1-03	M7839	1		566
TRANSMITTER STROBE H	EM7H2	1-04	M7839	2		566
TRANSMITTER STROBE H	EM8H2	1-05	M7839			566
TRANSMITTER STROBE H		1			20-6/8	566
UNIBUS PAR WRITE L	AM4F2	1-01	M7838	1		567
UNIBUS PAR WRITE L	EM3H2	1-02	M7837			567
UNIBUS PAR WRITE L		1			6-6/8	567

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION

030 2




REV.	
CHG	
CHK	
REVISIONS	CHANGE NO.

FIRST USED ON OPTION/MODEL		QTY.	DESCRIPTION	PART NO.	ITEM NO.
DVII					
DIMENSIONAL TOLERANCE		PARTS LIST			
DIMENSIONS ARE IN MILLIMETERS UNLESS OTHERWISE SPECIFIED		DRN	DATE	DIGITAL	
		<i>K. DeB</i>	3-18-75		
		<i>W. R. L.</i>	4-17-75		
		<i>R. S.</i>	4-17-75		
		<i>R. Will</i>	4-22-75		
MILLIMETERS		INCHES		ANGLES	
KXK = 0.010	JXX = 0.005			30° MIN	
LX = 0.005	JX = 0.005				
K = 0.005	J = 0.005				
THIRD ANGLE PROJECTION	REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY	NEXT HIGHER ASSEMBLY		TITLE	
				DVII MODEM CONTROL	
MATERIAL		B-DD-DVII-0	SIZE CODE	NUMBER	REV.
FINISH			D 80	DVII-0-8	
		SCALE		DIST.	
		SHEET	1 OF 2		

D E C DVII-0-8

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION

NOTES:
1. MODULE PINS, AS USED IN THIS PRINT, ARE AS PER SYSTEM UNIT BACK PANEL WIRES.



REV.	CHANGE NO.	REVISIONS


FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DVII				
PARTS LIST				
DIMENSIONAL TOLERANCE		DRN. <i>K. H. 2</i>	DATE 3-2-75	digital
DIMENSIONS ARE MILLIMETERS UNLESS OTHERWISE SPECIFIED		CHRD <i>B. J. 2</i>	DATE 4-7-75	
MILLIMETERS	INCHES	ANGLES	DATE 9-12-75	
XJX ±0.13	XJX ±0.005	° P P	DATE 4-7-75	
XJ ±0.2	XJ ±0.7		DATE 4-7-75	
THIRD ANGLE PROJECTION	REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY	NEXT HIGHER ASSY.		
MATERIAL	FINISH	SCALE	SIZE CODE	NUMBER
		B-00-DVII-0	D B D	DVII-0-8
		SHEET 2 OF 2	DIST.	REV.

REV. 1 DVII-0-8

ALL DIMENSIONS AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
 © 1975 DIGITAL EQUIPMENT CORPORATION

NOTES:

- ON MT807 & MT828 MODULES J1 IS THE JACK NEAREST THE EDGE OF THE BOARD.
- ON H317C DISTRIBUTION PANEL (D-05-5411153) J9 IS FAR LEFT JACK; J12 IS FAR RIGHT JACK.
- INSERT CABLES FLAT SIDE TOWARD YOU; RIBBED SIDE AGAINST CIRCUIT BOARD.



REV.	
CHANGE NO.	
CHK	


FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DVII		PARTS LIST		
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES	DRN <i>Robert Kagan</i>	DATE 3-28-75	 digital EQUIPMENT CORPORATION <small>WAYNARD MASSACHUSETTS</small>	
TOLERANCES	CHK'D <i>Earl Roberts</i>	DATE 4-17-75		
DECIMALS	ENG. <i>Ed. W. Hansen</i>	DATE 4-17-75		
ANGLES	PROJ. ENG. <i>John P. Johnson</i>	DATE 4-17-75		
.XXX = .006			TITLE INTERCONNECTION DVII	
.XX = .02				
.X = .1			SIZE CODE CIC	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY V	PRD. <i>R. Wall</i>	DATE 4-7-75		
MATERIAL	NEXT HIGHER ASSY.		NUMBER	
FINISH	B-DD-DVII-0		DVII-0-9	
	SCALE		REV.	
	SHEET	OF	DIST.	

REV. NUMBER
 DVII-0-9

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

DO NOT SCALE DRAWING

NOTES:
 1. * INDICATES POINT NO. ON ITEM#2 (POWER HARNESS).
 2. ITEM#2 (POWER HARNESS) TO BE CONNECTED TO ITEM#1 (LOGIC ASSY) AS SHOWN USING SOLDER.



AWT REV STATUS	AWT-7010834-0	3
POWER HARNESS (DVII)	D-IA-7010835-0-0	2
WIRED ASSY	D-IA-7010655-0-0	1



QUANTITY & VARIATION	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES						
	CLASS OF ACCURACY (CHECK ONE)	NORMAL DIMENSION RANGE INCHES					
<input checked="" type="checkbox"/> MEDIUM <input type="checkbox"/> PREFERRED	OVER 0 TO 0.1	OVER 0.1 TO 0.2	OVER 0.2 TO 0.3	OVER 0.3 TO 0.5	OVER 0.5 TO 1.0	OVER 1.0 TO 2.0	OVER 2.0 TO 10.0
	7.004	1.008	1.012	1.018	1.024	1.031	1.041
	MICRONCHES						
	PREFERRED						
	1.012	1.010	1.026	1.041	1.043	10.1	

THIRD ANGLE PROJECTION	DRN. 1/17/75	FIRST USED ON PDP11
REMOVE BURRS AND BREAK SHARP CORNERS	CHK'D BY 4.9.75	TITLE LOGIC ASSY (DVII)
DO NOT SCALE DWG	ENG. 4/1/75	SIZE CODE D
MATERIAL	PROL. 4/1/75	NUMBER AD 7010834-0-0
FINISH	PROG. 4/1/75	SHEET 1 OF 1

REV.	CHG. NO.	DATE

DO NOT SCALE DRAWING

NOTES:
 1. WIREWRAP ONE END OF ITEM #5 TO PIN FOOT 1 AND SOLDER THE OTHER END TO ITEM #4 WHICH IS MOUNTED UNDER THE SYSTEM UNIT MOUNTING SCREW.



A/R	WIRE #24 AWG SOLID	BLK	9107688-00	5
I	TERMINAL LOCKING, SHAKEPROOF		9006766	4
REF	WIRE LIST		K-WL-DVII-0-7	3
A/R	WIRE #30 AWG SOLID YEL		9105740-44	2
I	BACK PLANE ASSY		D-AD-7010655-0-0	1




FIRST USED ON OPTION/MODEL		PARTS LIST	
POP II		QTY.	DESCRIPTION
UNLESS OTHERWISE SPECIFIED		TITLE	
DIMENSIONS IN INCHES		digital EQUIPMENT CORPORATION	
TOLERANCES		WIREDED ASSY (DVII)	
DECIMALS	ANGLES	MATERIAL	
0.005	0 30	NEXT HIGHER ASSY	
0.01		D-AD-7010655-0-0	
0.02		SCALE	
0.05		SHEET 1 OF 1	
REMOVE BURRS AND BREAK SHARP CORNERS TO SURFACE QUALITY F		REV.	
FINISH		D AD 7010655-0-0	

REV. NO. CHANGE TO KEY

D-AD-7010655-0-0

DO NOT SCALE DRAWING

- NOTES:
1. INSERT EYELET (ITEM #5) FROM SIDE #2 OF ETCH BOARD.
 2. REWORK ITEM #1 (ETCH BOARD), IF REV C, BY USING CIRCUIT BOARD REWORK DRILL (HOLLOW DRILL .04 ID, .125 OD) AT PIN C11 ALL THE WAY THROUGH. THIS WORK TO BE DONE AFTER ITEM #1 HAS BEEN INSTALLED ON ITEMS #3 & #4. NO REWORK REQUIRED IF ITEM #1 IS REV D OR LATER.



REF	DESCRIPTION	PART NO.	QTY
7	CIRCUIT SCHEMATIC	D-CS-5411420-0-1	1
15	DRIVER IC 74LS04	9006120-6	6
16	EYELET	4009605	5
3	72 PIN CONN. BLOCK	1211425-00	4
6	288 PIN BLOCK H863	1210258	3
1	LOGIC FRAME	1211439	2
1	ETCHED CIRCUIT BOARD	5011419	1

FIRST USED ON OPTION MODEL		QTY	DESCRIPTION	PART NO.	ITEM NO.
PDP 11					

UNLESS OTHERWISE SPECIFIED	DRN	DATE	PARTS LIST	
TOLERANCES	<i>to spec</i>	11-28-74		
DECIMALS	<i>to spec</i>	12-25-74		
ANGLES	<i>to spec</i>	1-2-75		
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY 1	<i>to spec</i>	1-1-75		
MATERIAL			TITLE	
			BACK PLANE ASSY	
FINISH			MATERIAL CODE	NUMBER
			D-AD-7010655-0	DIA 7010719-0-0
			SCALE 1/1	SHEET 1 OF 1


REVISIONS	CHANGE NO.	BY

DIA 7010719-0-0

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION"

ITEM NO	DESCRIPTION		FROM			TO		WIRE LENGTHS
	AWG	COLOR	POINT	CONNECTION	WITH	POINT	SIGNAL	
6	14	BLU	9	P1-13	3	1	-15V	10.0"
5	14	BLK	10	P1-8	3	8	GND	10.5"
4	14	RED	11	P1-1	3	5	+5V	9.0"
9	18	GRY	12	P1-2	3	6	+15V	9.5"
8	18	YEL	13	P2-4	3	3	ACLO	8.5"
7	18	VIO	14	P2-3	3	2	DCLO	8.5"
4	14	RED	15	P3-1	3	4	+5V	9.0"
5	14	BLK	16	P3-9	3	7	GND	9.5"

NOTES
 1. INSULATION AT POINT 1 THRU 8 SHOULD BE STRIPPED BACK .18 INCHES AND WIRES SOLDER TINNED.




X	B	DESCRIPTION	QTY	ITEM NO.
10		TIE WRAP	3007031	10
9		WIRE, #18 AWG (GRY)	9107360-88	9
8		WIRE, #18 AWG (YEL)	9107360-44	8
7		WIRE, #18 AWG (VIO)	9107360-77	7
6		WIRE, #14 AWG (BLU)	9107370-66	6
5		WIRE, #14 AWG (BLK)	9107370-00	5
4		WIRE, #14 AWG (RED)	9107370-22	4
3		PIN, MALE	1209378-01	3
2		HOUSING, CONN, 6 PIN	1209351-06	2
1		HOUSING, CONN, 18 PIN	1209351-15	1

THIRD ANGLE PROJECTION	DRN. <i>[Signature]</i> 1-20-75	FIRST LEED ON	DVII
REMOVE BURRS AND BREAK SHARP CORNERS	CHK. <i>[Signature]</i> 1-21-75	TITLE	POWER HARNESS (DVI)
DO NOT SCALE DWG	PROJ. ENG. <i>[Signature]</i> 1-21-75	MATERIAL	D-AD-7010834-0-0
	PRD. <i>[Signature]</i> 1-21-75	SCALE	D IA 7010835-0-0
	NEXT HIGHER ASSY.	FINISH	SHEET 1 OF 1

REV.	CHANGE NO.	DATE

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971, DIGITAL EQUIPMENT CORPORATION.




REV	DATE	BY

M7836

TITLE		SIZE CODE	NUMBER	REV.
		D	M7836-01	A
SCALE		SHEET	2 OF 10	


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS (DI-2)	SIZE CODE	D CS	NUMBER	M7836-0-1	REV.	A
SCALE	1:1	SHEET	3	OF	10	DIST.	

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS (01-3)	SIZE CODE	D CS	NUMBER	M7836-0-1	REV.	A
SCALE	1/1	SHEET	4	OF	10	DIST.	

DATE PLOTTED: 11/1/74
DRAWN BY: M7836-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS A BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

DI-2 BUF ROM DATA 01 H
DI-2 BUF ROM DATA 00 H

- DI-4 SET ALU 02 L
- DI-4 CLEAR ALU 02 L
- DI-4 CLEAR ALU 01 L
- DI-4 CLEAR ALU RESULT HIGH BYTE L
- DI-4 SET SILO OUT L
- DI-4 SET SILO IN L
- DI-4 CLEAR RECEIVED DATA ENABLE L
- DI-4 SET RECEIVED DATA ENABLE L


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971, DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	DATA AND TRANSFER BUS (10-5)	SIZE/CODE	DCS	NUMBER	M/836-7-1	REV.	A
SCALE	1:1	SHEET	6	OF 10	DIST.		

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS	SIZE CODE	DCS	NUMBER	M 7836-0-1	REV.	A
SCALE		SHEET	9	OF	10	DIST.	

DCS M 7836-0-1
 SHEET 9 OF 10


THIS DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED, COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY ITEM WITHOUT WRITTEN PERMISSION.
 COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

NOTES: R47, R48, R49, C16, C17, C18 ARE ECO #2 ADDITIONS.



REF	DESCRIPTION	QTY	PART NO.	ITEM NO.
REF	X-COORDINATE HOLE LOCATION		K-CJ-M7837-0-1	1
REF	ASSY/DRILLING HOLE LAYOUT		D-AH-M7837-0-5	2
REF	MODULE ECO HISTORY		B-MH-M7837-0-6	3
1	ETCHED CIRCUIT BOARD		5010-177	4
3	C109, C110, C111		CAP 10PF 100V 5%	5
5	C109, C106, C12, C102, C107		CAP 100PF 100V 5%	6
3	C113, C117, C118		CAP 330 PF 100V 5%	7
2	C105, C116		CAP 470 PF 100V 5%	8
1	C103		CAP 1500 PF 100V 5%	9
94	C1-C94		CAP .01UF 100V 20%	10
7	C97-C101, C108, C115		CAP 6.8 UF 35V 10%	11
4	D1-D4		DIODE D664	12
10	E8, E12, E22, E33, E60, E11, E67, E77, E84, E95		I.C DEC 7474	13
3	E15, E49, E86		I.C DEC 7400	14
1	E68		I.C DEC 7410	15
6	E6, E13, E24, E31, E36, E94		I.C DEC 7402	16
1	E76		I.C DEC 74H55	17
7	E9, E7, E18, E25, E26, E27, E32		I.C DEC 8640	18
1	E61		I.C DEC 74H74	19
3	E16, E44, E50		I.C DEC 7404	20
8	E1, E2, E3, E9, E10, E11, E14, E17		I.C DEC 8881	21
16	E71, E72, E73, E74, E75, E79, E80, E81, E82, E83, E88, E89, E90, E91, E92, E93		I.C DEC 74151	22
1	E38,		I.C DEC 7442	23
1	E51		I.C DEC 4015	24
2	E37, E58		I.C DEC 7437	25
4	E23, E97, E52, E85		I.C DEC 7408	26
9	E5, E20, E29, E30, E45, E62, E70, E78, E87		I.C DEC 74121	27
7	E78, E38, E40, E48, E56, E59, E60		I.C DEC 74175	28
3	E33, E64, E65		I.C DEC 74174	29
4	E35, E81, E82, E83		I.C DEC 74157	30
1	E49		I.C DEC 74155	31
1	E54		I.C DEC 74123	32
14	R28, R29, R30, R31, R32, R33, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49		RES 1K 1/4W 5%	33
1	R37		RES 2K 1/4W 5%	34
1	R17		RES 3.3K 1/4W 5%	35
1	R34		RES 10K 1/4W 5%	36

I.C DEC 74151	8	16
I.C DEC 7442	8	16
I.C DEC 4015	8	16
I.C DEC 74175	8	16
I.C DEC 74174	8	16
I.C DEC 74157	8	16
I.C DEC 74155	8	16
I.C DEC 74123	8	16
IC TYPE	GND	+5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE

IC PIN LOCATIONS

FIRST USED ON OPTION MODEL DV11-AA

ETCH BOARD REV. B

SEMICONDUCTOR CONVERSION CHART

REV.	DATE	BY	CHKD.
1	1/20/75	J. McNamara	J. McNamara
2	2/1/75	J. McNamara	J. McNamara
3	3-10-75	J. McNamara	J. McNamara
4	2-10-75	J. McNamara	J. McNamara

DATE: 1/20/75
 CHKD.: J. McNamara
 ENG.: J. McNamara
 PROJ. ENG.: J. McNamara
 PROD.: J. McNamara

DATE: 3-10-75
 DATE: 2-10-75

NEXT HIGHER ASSY: B-DD-DV11-0

SCALE: 1 OF 11

SIZE: CODE DCS M7837-0-1

REV. C

TITLE: UNIBUS DATA AND NPR CONTROL

digital

UNIBUS DATA AND
NPR CONTROL
12.5


1	R22, R23, R24	RES 150K 1/4W 5%	1300332	37
3	R2, R1, R22	RES 750K 1/4W 5%	1301901	38
3	R23, R13, R25	RES 390K 1/4W 5%	1300309	39
1	R7	RES 2.01K 1/2W 1% RN60	1312931	40
1	R25	RES 18K 1/4W 5%	1302965	41
2	R6, R1	RES 2.79K 1/4W 1% RN55	1304868	42
1	R26	RES 9.7K 1/4W 5%	1300447	43
3	R49, R48, R49	RES 220Ω 1/4W 5%	1300271	44
1	R16	RES 100Ω 1/4W 5%	1300229	45
5	R1, R40, R41, R5, R8	RES 330Ω 1/4W 5%	1300275	46
2	R27, R12	RES 6.5K 1/4W 5%	1301423	47
2	R9, R38	RES 470Ω 1/4W 5%	1300316	48
1	R10	RES 47K 1/4W 5%	1302177	49
1	R21	RES 1.5K 1/4W 5%	1300391	50
1		SWITCH RAIL (REF) 5 POS	1211254-04	51
1	E19	SOCKET GLASS	1209538	52
1	S1	SWITCH ROCKER DIP	1211164-04	53
2	DL1, DL2	DELAY LINE 30NS	1605528	54
2	DL4, DL5	DELAY LINE 50NS	1609425	55
1	DL3	DELAY LINE 100NS	1609359	56
1		HANDLE HEX	1212711-02	57
12		EYELET	7006732	58
1	W1	JUMPER INSULATED	9009135	59
1	E21	I.C. DEC 74193	1910018	60
2	E35, E37	I.C. DEC 3341	2111185	61
1	C114	CAP, 68PF, 100V, 5%	1000014	62
2	E39, E46	I.C. DEC 7432	1911521	63
A/R		WIRE, #30AWG INSULATED	9105740	64
1	R47	RES 15K 1/4W 5%	1300496	65

REVISIONS		
CHK	CHANGE NO	REV

TITLE	UNIBUS DATA AND NPR CONTROL	SIZE/CODE	D CS	NUMBER	M7837-0-1	REV.	0
SCALE		SHEET	2	OF	11	DIST.	

DCS M7837-0-1

1. DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
 COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION





REVISIONS		
CHK	CHANGE NO.	REV.

TITLE UNIBUS DATA & NPR CONTROL (02-1) SIZE CODE NUMBER REV. C
 SCALE 1/1 SHEET 3 OF 11 DIST.

DCS M7837-0-1

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	UNIBUS DATA & NPR CONTROL (02-2)	SIZE CODE	NUMBER	REV.
SCALE	SHEET 4 OF 11	DIST.	DCSM7837-0-1	C


REV. C
DCSM7837-0-1

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

DCSM7837-0-1
 SHEET 6 OF 11

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION.





REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	UNIT BUS CONTROL (DZ-6)	SIZE CODE	DCS M7837-0-1	REV.	C
SCALE	1:1	SHEET	8 OF 11	DIST.	

NOTES:
1. LOCATION E4 + E16 ARE SPARES

QTY	REF	DESCRIPTION	PART NO	ITEM NO
1	E9C	I.C. DEC 74S175	1910957	52
1		HANDLE ASSY.	1210711-2	53
12		EYELET, HANDLE	3006732	54
1	E4	PROM	23185A2	55
1	E11	PROM	23186A2	56
1	E17	PROM	23187A2	57
1	E24	PROM	23188A2	58
1	E30	PROM	23189A2	59
1	E36	PROM	23190A2	60
1	E43	PROM	23191A2	61
1	E55	PROM	23192A2	62
2	W1, W2	JUMPER, INSULATED	9029165	62
A/R		WIRE #30AWG INSULATED	9105740	64

REF	COORDINATE HOLE LOCATION	COORDINATE HOLE LOCATION	ITEM NO
DEF	ASSY DRILLING HOLE LAYOUT	0-AH-M7838-0-5	2
REF1	MODULE ECO HISTORY	B-WH-M7838-0-6	3
1	ETCHED CIRCUIT BOARD	5010978	4
1	C111	CAP 100PF 100V 5% 74	5
2	C120, C123	CAP 100PF 100V 5% DM	6
1	C122	CAP 1000PF 100V 5%	7
110	C1-C110	CAP .01UF 100V 20%	8
6	C114-C119	CAP 68UF 35V 10% TANT	9
3	R24, 29, 30	RES. 330 OHM, 1/4W, 5%	10
2	R25, 28	RES. 470 OHM, 1/4W, 5%	11
39	R1-16, 27, 32, 33, 36, 37, 38-55	RES. 1K, 1/4W, 5%	12
1	R34	RES. 3.3K, 1/4W, 5%	13
1	R23	RES. 4.7K, 1/4W, 5%	14
3	R18, 20, 22	RES. 390 OHM, 1/4W, 5%	15
1	R26	RES. 15K, 1/4W, 5%	16
3	R17, 19, 21	RES. 180 OHM, 1/4W, 5%	17
1	R31	RES. 750 OHM, 1/4W, 5%	18
1	R35	RES. 5.6K, 1/4W, 5%	19
2	DL2, DL3	DELAY LINE 30NS	20
2	DL1, DL4	DELAY LINE 100NS	21
1	CR1	20MHZ OSCILLATOR 14 PIN DIP	22
1	CR2	5.068 MHZ OSCILLATOR 14 PIN DIP	23
5	E58, 15, 22, 23, 25	I.C. DEC 7474	24
2	E47, 78	I.C. DEC 7400	25
1	E2	I.C. DEC 7420	26
2	E97, 102	I.C. DEC 7430	27
4	E31, 37, 49, 56	I.C. DEC 7401	28
2	E85, 91	I.C. DEC 7402	29
1	E105	I.C. DEC 7492	30
2	E100, 106	I.C. DEC 7493	31
2	E59, 96	I.C. DEC 74H00	32
1	E95	I.C. DEC 74H11	33
2	E33, 53	I.C. DEC 8540	34
3	E84, 88, 89	I.C. DEC 74S74	35
5	E5, 25, 54, 77, 75	I.C. DEC 7404	36
1	E21	I.C. DEC 7442	37
1	E27	I.C. DEC 8801	38
3	E9, 10, 86	I.C. DEC 8815	39
5	E81, 65, 67, 72, 74	I.C. DEC 74193	40
1	E88	I.C. DEC 7437	41
2	E52, 71	I.C. DEC 74150	42
3	E92, 29, 34	I.C. DEC 7408	43
4	E8, 12, 98, 103	I.C. DEC 74121	44
1	E101	I.C. DEC 74161	45
10	E3, 14, 42, 44, 46, 48, 50, 54, 60, 62	I.C. DEC 74175	46
1	E73	I.C. DEC 74174	47
9	E18, 45, 51, 57, 63, 68, 69, 80, 107	I.C. DEC 74157	48
4	E35, 40, 41, 83	I.C. DEC 74155	49
19	E6, 7, 13, 19, 20, 26, 32, 38, E39, 70, 76, 81, 82, 87, 93, 94, E99, 104, 108	I.C. DEC 3106	50
1	E79	I.C. DEC 74H10	51



IC TYPE	GND	+5V
8640	1	8
7492	10	3
7492	10	5
IC TYPE	GND	+5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

IC PIN LOCATIONS

REV	DESCRIPTION
A	CHANGED
B	CHANGED

DEC NO	EIA NO	DEC NO	EIA NO

ETCH BOARD REV	REV
B	B

DRN	DATE
K. Davis	1-6-75
ENG	3-7-75
PROJ ENG	3-7-75
PROD	3-7-75

digital EQUIPMENT CORPORATION

TITLE: ROM, RAM AND BRANCH


SIZE/CODE: DCSM7838-0-1

NUMBER: B

REV: B

SHEET: 12 OF 12

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ROM, RAM & BRANCH (D3-1)	SIZE CODE	D CS	NUMBER	M7838-0-1	REV.	B
SCALE	---	SHEET	2	OF	12	DIST.	

D CS M7838-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION










REVISIONS		
CHK	CHANGE NO.	REV.

D CS M 1236-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
 COPYRIGHT © 1977 DIGITAL EQUIPMENT CORPORATION

D



D3-3 ADVANCE MASTER SCANNER L

A

REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	ROM, RAM & BRANCH (D3-4)	SIZE CODE	D	NUMBER	CSM7838-0-1	REV.	B
SCALE		SHEET	5	OF	12	DIST.	

CSM7838-0-1

B

A

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971, DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	RANGE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-6)	D C S	M7436-2-1	B
SCALE	SHEET	OF	
	7	12	

D3-6 M7436-2-1


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1968 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	RCM, RAM & BRANCH (D3-7)	SIZE CODE	D CS M7838-0-1	NUMBER		REV.	B
SCALE		SHEET	8 OF 12	DIST.			


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS A BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	DESIGN	NUMBER	REV.
ROM, RAM & BRANCH (D3-8)	DCS M7838-0-1	B	
SCALE	SHEET 9 OF 12	DATE	

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
RCM, RAM & BRANCH (D3-9)	D	CSM7R3E-0-1	B
SCALE	SHEET 10 OF 12	DIST.	

REV. B
CSM7R3E-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION


D

C


B

A

- D3-B RAM ADD A 01 H
- D3-B RAM ADD A 02 H
- D3-B RAM ADD A 03 H
- D3-B RAM ADD A 04 H
- D3-B RAM ADD A 05 H
- D3-B RAM ADD A 06 H



D3-6 RAM WRITE ENABLE A L
 D3-B RAM INPUT DATA 09 H
 D3-B RAM INPUT DATA 10 H
 RAM INPUT DATA 11 H
 D3-B RAM INPUT DATA 12 H




D3-B RAM ADD A 00 H
 D3-B RAM ADD A 01 H
 D3-B RAM ADD A 02 H
 D3-B RAM ADD A 03 H
 D3-B RAM ADD A 04 H
 D3-B RAM ADD A 05 H
 D3-B RAM ADD A 06 H

D3-6 RAM WRITE ENABLE A L
 D3-B RAM INPUT DATA 13 H
 D3-B RAM INPUT DATA 14 H
 D3-B RAM INPUT DATA 15 H
 D3-B RAM INPUT DATA 16 H
 D3-B RAM INPUT DATA 17 H

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
PCM, RAM & BRANCH (D3-10)	D	CSM 7838-0-1	B
SCALE	SHEET 11	OF 12	DIST.



THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.

NOTES:



DEC 74157	B	16
DEC 74123	B	16
DEC 74155	B	16
DEC 74153	B	16
DEC 74175	B	16
PR1472B SAR	20	- 16
PT 1482B SAT	21	- 16
DEC 1488	7	- 14 1
IC TYPE	GND	+5V +V -12

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

IC PIN LOCATIONS

REF	DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
		X-Y COORDINATE HOLE LOCATION	K-CO-M7839-D-4	1
		ASSY-HOLE DRILLING LAYOUT	D-AH-M7839-D-5	2
		MODULE ECO HISTORY	B-MH-M7839-D-6	3
1		ETCHED CIRCUIT BOARD	5010983	4
1	C96	CAP 68 PF, 100V, 5%	1000014	5
12	C81-92	CAP 470 PF, 100V, 5%	1000024	6
1	C97	CAP 1000PF, 100V, 5%	1000042	7
83	C93, 94, 95, C1-17, 99, 79, 80	CAP .01 UF, 100V DISC	1001610-01	8
7	C98, 100-C105	CAP 6.8 UF, 35V, 10%	1005306	9
1	D4	DIODE 1N752A	1102808	10
4	D1, 2, 3, 5	DIODE 0872	1105275	11
3	D6, 7, 8	DIODE 1N4004	1105796	12
1	J1	CONN. 40 PIN	1200941	13
4	SW1, SW2, SW3, SW4	DIPSWITCH 8-POS	1211164-04	14
4		DIPSWITCH COVER 8-POS	1211284-04	15
1	R57	RES. 220, 1/4W, 5%	1300271	16
1	R7	RES. 330, 1/4W, 5%	1300295	17
1	R58	RES. 470, 1/2W, 5%	1300315	18
11	R5, 6, 30, 38-44, 26, 27	RES. 1K, 1/4W, 5%	1300365	19
35	R6-THRU 25, 28, 29, 31 THRU 34, 45 THRU 56	RES. 10K, 1/4W, 5%	1300479	20
4	R1 THRU R4	RES. 10, 1/4W, 5%	1301317	21
1	R8	RES. 750, 1/4W, 5%	1301401	22
4	R35 THRU 38	RES. 7.5K, 1/4W, 5%	1301422	23
1	Q1	TRANSISTOR 2904	1501742	24
1	Q2	TRANSISTOR 6534D	1503409	25
4	E21, 33, 17, 23	DEC I.C. 7400	1905575	26
3	E64, 8, 9	DEC I.C. 7450	1905580	27
3	E1, 12, 3	DEC I.C. 7402	1909004	28
3	E39, 25, 34	DEC I.C. 74111	1909267	29
10	E68, 65, 43, 32, 28, 51, 58, 60, 27, 38	DEC I.C. 7474	1905547	30
3	E41, 54, 10	DEC I.C. 7404	1909066	31
4	E70, 71, 74, 87	DEC I.C. 8881	1909705	32
1	E2	DEC I.C. 8242	1909712	33
3	E81, 78, 30	DEC I.C. 7417	1909829	34
2	E52, 58	DEC I.C. 74157	1910655	35
8	E68, E38, 44, 48, 42, 62, 45, 49, 22	DEC I.C. 74153	1909937	36
1	E63	DEC I.C. 7437	1910001	37
5	E18, 35, 29, 31, 13	DEC I.C. 7408	1910195	38
2	E26, 6	DEC I.C. 1488	1910322	39
3	E5, 16, 11	DEC I.C. 1489	1910323	40
5	E14, 19, 20, 24, 75	DEC I.C. 74123	1910436	41
1	E7	DEC I.C. 74175	1910851	42
4	E47, 57, 53, 72	DEC I.C. 74155	1910856	43
2	E15, 4	DEC I.C. 7432	1911921	44
4	E50, 37, 46, 40	DEC I.C. PR1472B SAR	2111558	45
4	E66, 73, 59, 55	DEC I.C. PT1482B SAT	2111957	46
1		TRAN COVER	8004381-0	47
1		HANDLE ASSY	1210711-2	48
12		EYELET	8006732	49
A/R		WIRE #30 AWG GREEN	9105740-55	50

SEMICONDUCTOR CONVERSION CHART

DEC NO	EIA NO	DEC NO	EIA NO
D672	IN3653	6534D	NONE
E904	2N1132		

PARTS LIST

DRN	DATE	BY
CHKD	DATE	BY
ENGR	DATE	BY
PROJ ENGR	DATE	BY
PROD	DATE	BY

digital EQUIPMENT CORPORATION

TITLE: **SYNC MUX LINE CARD**

SCALE: NONE

SHEET 1 OF 9

DIST.:

REVISIONS

REV	CHG	DESCRIPTION
1	ORIGINATED	A
2	CHANGED	B

DCS M7839-0-1


THIS DRAWING AND SPECIFICATIONS HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

BERG PINNING CHART

J1	SIGNAL
A	GROUND
E	DCE SCT 00
C	GROUND
D	DCE SCT 01
E	GROUND
F	DCE SCT 02
H	GROUND
J	DCE SCT 03
K	GROUND
L	EIA RCV DATA 00
M	GROUND
N	EIA RCV DATA 01
P	GROUND
R	EIA XMIT DATA 00
S	GROUND
T	EIA XMIT DATA 01
U	GROUND
V	DTE SCTE 00
W	GROUND
X	DTE SCTE 01
Y	DTE SCTE 02
Z	GROUND
AA	DTE SCTE 03
BB	GROUND
CC	EIA XMIT DATA 02
DD	GROUND
EE	EIA XMIT DATA 03
FF	GROUND
HH	EIA RCV DATA 02
JJ	GROUND
KK	EIA RCV DATA 03
LL	GROUND
MM	DCE SCT 03
NN	GROUND
PP	DCE SCT 02
RR	GROUND
SS	DCE SCT 01
TT	GROUND
UU	DCE SCT 00
VV	GROUND


PARAMETER SWITCH SETTINGS					
FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING	
EXTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD	ON
	SELECT A	S2	4	2400 BAUD	ON
FULL / HALF DUPLEX	HD3	S2	5	4800 BAUD	OFF
	HD2	S2	6	7600 BAUD	OFF
	HD1	S2	7	ON	ON
PARITY	PI	S1	1	NO PARITY	OFF
	EPE	S1	2	ODD PARITY	ON
	WLS1	S1	3	EVEN PARITY	ON
CHARACTER LENGTH	WLS1	S1	3	5 BITS / CHAR	OFF
	WLS2	S1	4	7 BITS / CHAR	ON
	1 SYNC 00	S1	5	8 BITS / CHAR	OFF
	1 SYNC 01	S1	6	8 BITS / CHAR	ON
SYNC REQUIREMENT	1 SYNC 02	S1	7	1 SYNC REQUIREMENT	OFF
	1 SYNC 03	S1	8	2 SYNC REQUIREMENT	ON
	LCR10=0	SYNCA	S4	ONE	OFF
	LCR10=1	SYNCA	S4	ZERO	ON

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RS1	NO CONNECTION
	RS2	NO CONNECTION
	RS3	NO CONNECTION




NOTES:

- SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT
- FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS
- PIN 15 IS AN ALTERNATE BACKPLANE SIGNAL. TRAN DATA 22 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
- PIN 3M1 IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.



REVISIONS		
CHK	CHANGE NO.	REV.




THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		SIZE CODE	NUMBER	REV.
SYNC MUX LINE CAPD (D4-2)		DCS M7839-0-1		B
SCALE	SHEET 3 OF 9	DIST.		


REV B
DCS M7839-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 00 AND 01)		TITLE	SIZE CODE	NUMBER	REV.
		SYNC MUX LINE CARD (14-4)	DCSM7839-0-1		B
SCALE	SHEET	5 OF 9		DIST.	

DCSM7839-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 02 AND 03)

TITLE	SIZE CODE	NUMBER	REV.
SYNC MUX LINE CARD (04-5)	DCS	M7839-0-1	B
SCALE	SHEET	OF	DIST.
	6	9	

DCS M7839-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		SIZE CODE		NUMBER		REV.	
SYNC MUX LINE C-RD (D4-6)		DCS M7839-0-1		7 OF 9		B	
SCALE		SHEET		DWT.			

DCS M7839-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		SIZE CODE	NUMBER	REV.
SYNC MUX LINE CARD (A-7)		DCS M7839-0-1	B	
SCALE	SHEET	OF	DIST.	

DCS M7839-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

(RECV DATA MUX S AND TMARK DECODER)		TITLE	SIZE CODE	NUMBER	REV.
		SYNC MUX LINE CARD (D+B)	DCS	M 7839-01	B
SCALE	SHEET 9 OF 9	DIST.			

DCS M 7839-01

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

01-0-1110 SED 2

NOTES:
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.
 3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
 4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

BERG PINNING CHART



J1	SIGNAL
A	GROUND
B	DCE SCR 00
C	GROUND
D	DCE SCR 01
E	GROUND
F	DCE SCR 02
H	GROUND
J	DCE SCR 03
K	GROUND
L	EIA RCV DATA 00
M	GROUND
N	EIA RCV DATA 01
P	GROUND
R	EIA XMIT DATA 00
S	GROUND
T	EIA XMIT DATA 01
U	GROUND
V	DTE SCTE 00
W	GROUND
X	DTE SCTE 01
Y	DTE SCTE 02
Z	GROUND
AA	DTE SCTE 03
BB	GROUND
CC	EIA XMIT DATA 02
DD	GROUND
EE	EIA XMIT DATA 03
FF	GROUND
HH	EIA RCV DATA 02
JJ	GROUND
KK	EIA RCV DATA 03
LL	GROUND
MM	DCE SCT 03
NN	GROUND
PP	DCE SCT 02
RR	GROUND
SS	DCE SCT 01
TT	GROUND
UU	DCE SCT 00
VV	GROUND

PARAMETER SWITCH SETTINGS

FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING			
INTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD	2400 BAUD	4800 BAUD	9600 BAUD
	SELECT A	S2	4	ON	ON	OFF	OFF
FULL / HALF DUPLEX	HD 03	S2	5	FULL DUPLEX		HALF DUPLEX	
	HD 02	S2	6	ON	ON	OFF	OFF
	HD 01	S2	7	ON	ON	OFF	OFF
	HD 00	S2	8	ON	ON	OFF	OFF
PARITY	PI EPE	S1	1	NO PARITY	ODD PARITY	EVEN PARITY	
		S1	2	OFF	ON	ON	
		S1	3	OFF	ON	ON	
CHARACTER LENGTH	WLS1 WLS2	S1	3	8 BITS/CHAR	7 BITS/CHAR	6 BITS/CHAR	5 BITS/CHAR
		S1	4	OFF	OFF	OFF	ON
		S1	5	OFF	OFF	OFF	ON
		S1	6	OFF	OFF	OFF	ON
SYNC REQUIREMENT	1 SYNC 00 1 SYNC 01 1 SYNC 02 1 SYNC 03	S1	5	1 SYNC REQUIREMENT		2 SYNC REQUIREMENT	
		S1	6	OFF	ON	ON	ON
		S1	7	OFF	ON	ON	ON
		S1	8	OFF	ON	ON	ON
SYNC SELECT				ONE	ZERO		
LCR10=0	SYNCA	S4	1	OFF	ON		
LCR10=1	SYNCB	S3	1	OFF	ON		

PARAMETER SELECTION

FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RM51	NO CONNECTION
	RM52	NO CONNECTION
	RM53	NO CONNECTION



D3-5 230.4 KB H BMI
(SEE NOTE 4)


(CHARTS SWITCHES AND SYNC SELECTOR)

DRN	CHK	ENG	PROJ. ENG.	PROD. R. W.	NEXT HIGHER ASSY.	B 00-DVII-C	SCALE	SHEET 1 OF 8
FIRST USED ON DVII					TITLE: SYNC MUX LINE CARD LINES 00-03			
							SIZE CODE: D BS	NUMBER: DVII 0-10
							REV.:	

REVISIONS

CHK	CHANGE NO.	REV.

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"




BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

REVISIONS		
CHK	CHANGE NO.	REV.

(CLOCK SOURCE AND SELECTION)
 TITLE SYNC MUX LINE CARD
 LINES 00-03 (04-3) DBS DVII-0-10
 SCALE SHEET 3 OF 8


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 02 AND 03)		TITLE SYNC MUX LINE CARD		SIZE CODE	NUMBER	REV.
LINES 00-03		(04-5)		D BS	DVII-0-10	
SCALE	SHEET 5 OF 8	DIET.				

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR LOANED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 00 AND 01, RESYNC)		TITLE SYNC MUX LINE CARD	SIZE CODE DBS	NUMBER DV11-0-10	REV.
LINS 00-03		(04-6)			
SCALE	SHEET 6 OF 8	DWT.			


TITLE BLOCK
 NUMBER DV11-0-10
 SHEET 6 OF 8

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

(RECV DATA MUX S AND T MARK DECODER)		TITLE	SIZE CODE	NUMBER	REV.
		SYNC MUX LINE CARD	D8S	DVII 0-10	
		LINES 00-03 (D4-B)			
SCALE	SHEET	OF	DIST.		
	8	8			

D VII 0-10

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTES:



- SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT
- FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS
- PIN ERI IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
- PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

BERG PINNING CHART

J1	SIGNAL
A	GROUND
B	DCE SCR 04
C	GROUND
D	DCE SCR 05
E	GROUND
F	DCE SCR 06
H	GROUND
J	DCE SCR 07
K	GROUND
L	EIA RCV DATA 04
M	GROUND
N	EIA RCV DATA 05
P	GROUND
R	EIA XMIT DATA 14
S	GROUND
T	EIA XMIT DATA 05
U	GROUND
V	DTE SCTE 04
W	GROUND
X	DTE SCTE 05
Y	DTE SCTE 06
Z	GROUND
AA	DTE SCTE 07
BB	GROUND
CC	EIA XMIT DATA 06
DD	GROUND
EE	EIA XMIT DATA 07
FF	GROUND
HH	EIA RCV DATA 06
JJ	GROUND
KK	EIA RCV DATA 07
LL	GROUND
MM	DCE SCT 07
NN	GROUND
PP	DCE SCT 06
SS	DCE SCT 05
TT	GROUND
UU	DCE SCT 04
VV	GROUND


PARAMETER SWITCH SETTINGS				
FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING
INTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD
			4	2400 BAUD
	SELECT A	S2	3	4800 BAUD
			4	9600 BAUD
FULL / HALF DUPLEX	HD 07	S2	5	FULL DUPLEX
			6	HALF DUPLEX
	HD 06	S2	7	ON
			8	OFF
HD 05	S2	7	ON	
		8	OFF	
HD 04	S2	7	ON	
		8	OFF	
PARITY	BY EPE	S1	1	NO PARITY
			2	ODD PARITY
	S1	1	OFF	
		2	ON	
CHARACTER LENGTH	WLS1	S1	3	8 BITS/CHAR
			4	7 BITS/CHAR
	WLS2	S1	3	6 BITS/CHAR
			4	5 BITS/CHAR
SYNC REQUIREMENT	1 SYNC 04	S1	5	1 SYNC REQUIREMENT
			6	2 SYNC REQUIREMENT
	1 SYNC 05	S1	7	OFF
			8	ON
1 SYNC 06	S1	7	OFF	
		8	ON	
1 SYNC 07	S1	7	OFF	
		8	ON	
LCR10=0	SYNCA	S4	8	OFF
			8	ON
LCR10=1	SYNCB	S3	8	OFF
			8	ON

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RMS1	NO CONNECTION
	RMS2	NO CONNECTION
	RM53	NO CONNECTION



DATE: 4/1/74	FIRST USED ON: DV11	DIGITAL
CHK: [Signature]	TITLE: SYNC MUX LINECARD LINES 04-07	
ENG: [Signature]	SCALE: 1	REV.:
PROJ ENG: [Signature]	SHEET: 1 OF 6	
PROD: [Signature]	DISY:	
NEXT HIGHER ASSY:	SIZE CODE: D BS	NUMBER: DV11-0-11
S-33 DV11-0	SCALE: 1	REV.:

REVISIONS		
CHK	CHANGE NO.	REV.




THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, INIT AND TRAN DATA)		TITLE	SIZE/SCALE	NUMBER	REV.
		SYNC MUX LINE CARD	D/BS	DVII-0-11	
		LINES 04-07	(04-2)		
SCALE	SHEET 2 OF 8	DIST.			

REV. A
 D VII-0-11
 BS
 D


THIS DESIGN AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 04 AND 05)		TITLE	SIZE/CODE	NUMBER	REV.
		SYNC MIX LINE CARD	D BS	DV11-0-11	
		LINES 24 - 07 (D4-4)			
SCALE	SHEET	OF	DWT.		
	4	8			

REV. 11-74 DIPS DV11-0-11

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 06 AND 07)

TITLE	SYNC MIX LINE CARD	SIZE/DATE	D/BS	NUMBER	REV.
LINES	04-07	(04-5)	D/BS	DVII-0-11	
SCALE		SHEET 5	OF 6	DIST.	

D VII-0-11

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 04 AND 05, RESYNC)		TITLE SYNC MUX LINE CARD	SIZE CODE D BS	NUMBER DVII-0-11	REV.
LINES 04-07		(04-6)	SHEET 6 OF 8		
SCALE	DWT.				


REV. NO. DVII-0-11

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973 BY DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE SYNC MUX LINE CARD LINES 74-87		SIZE CODE D4-8	NUMBER DBS OVII-0-11	REV.
SCALE	SHEET 5 OF 5	DIST.		

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



NOTES:
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.
 3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA OF H. NO M7833 CIRCUITRY IS CONNECTED TO IT.
 4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

BERG PINNING CHART

J1	SIGNAL
A	GROUND
B	DCE SCR 25
C	GROUND
D	DCE SCR 09
E	GROUND
F	DCE SCR 10
H	GROUND
J	DCE SCR 11
K	GROUND
L	EIA RCV DATA 08
M	GROUND
N	EIA RCV DATA 09
P	GROUND
R	EIA XMIT DATA 23
S	GROUND
T	EIA XMIT DATA 21
U	GROUND
V	DTE SCTE 05
W	GROUND
X	DTE SCTE 09
Y	DTE SCTE 10
Z	GROUND
AA	DTE SCTE 11
BB	GROUND
CC	EIA XMIT DATA 10
DD	GROUND
EE	EIA XMIT DATA 11
FF	GROUND
HH	EIA RCV DATA 10
JJ	GROUND
KK	EIA RCV DATA 11
LL	GROUND
MM	DCE SCT 1
NN	GROUND
PP	DCE SCT 10
RR	GROUND
SS	DCE SCT 09
TT	GROUND
UU	DCE SCT 08
VV	GROUND

PARAMETER SWITCH SETTINGS					
FUNCTION	SW NAME	SW PACK	SW NO	PARAMETER/SETTING	
INTERNAL BAUD RATE	SELECT B SELECT A	S2	3	1200 BAUD	ON
			4	2400 BAUD	ON
			5	4800 BAUD	OFF
			6	9600 BAUD	OFF
FULL / HALF DUPLEX	HD HD 1/2 HD 2/3 HD 3/4	S2	5	FULL DUPLEX	ON
			6	FULL DUPLEX	ON
			7	HALF DUPLEX	OFF
			8	HALF DUPLEX	OFF
PARITY	PI EPE	S1	1	NO PARITY	OFF
			2	ODD PARITY	ON
			3	EVEN PARITY	ON
CHARACTER LENGTH	WLS1 WLS2	S1	3	8 BITS / CHAR	OFF
			4	7 BITS / CHAR	ON
			5	6 BITS / CHAR	OFF
			6	5 BITS / CHAR	ON
SYNC REQUIREMENT	1 SYNC 08 1 SYNC 09 1 SYNC 10 1 SYNC 11	S1	5	1 SYNC REQUIREMENT	OFF
			6	2 SYNC REQUIREMENT	ON
			7	2 SYNC REQUIREMENT	ON
			8	2 SYNC REQUIREMENT	ON
SYNC SELECT	LCR10=0 LCR10=1	S4 S3	1	ONE	OFF
			2	ZERO	ON

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RMS1	NO CONNECTION
	RMS2	NO CONNECTION
	RM S3	NO CONNECTION



D3-5 230.4 KB H BMI
(SEE NOTE 4)

(CHARTS, SWITCHES AND SYNC SELECTOR)


REVISIONS		
CHK	CHANGE NO.	REV.

DNW	1/22/74	FIRST USED ON	DV11
CHK	1/22/74	TITLE	SYNC VUX LINE
ENG.	1/22/74		CARD LINES 08-11
PROJ. END.	1/22/74		(04-1)
PROD.	1/22/74		
NEXT HIGHER ASSY.			
R-00-DV11-0		SIZE CODE	D BS
SCALE		NUMBER	DV11-0-12
SHEET 1 OF 8		DIST.	

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

D4-2 CARD PARAMETER SELECT DS-11 L DMZ

21-0-1173 2



REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, INIT AND TRAN DATA)		TITLE SYNC MUX LINE CARD	SIZE CODE D HS	NUMBER DV11-0-12	REV.
SCALE	SHEET 2 OF 5	DIST.			


D BS DV11-0-12

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

REV. 2
 DATE 11/11/74
 SHEET 3 OF 8


BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

REVISIONS		
CHK	CHANGE NO.	REV.



(CLOCK SOURCE AND SELECTION)
 TITLE - YNC MUX LINE CARD
 LINES 08-11 (D4-3)
 SCALE: 1/8" = 1"
 SHEET 3 OF 8
 DIST. []
 NUMBER DV11-0-12
 REV. []

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 08 AND 09, RESYNC)		TITLE SYNC MUX LINE CARD	SIZE CODE D BS	NUMBER DV11-0-12	REV.
SCALE	SHEET 6 OF 6	DATE			

REV. 10/74 DV11-0-12

THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION

21-0-1110 80 2



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 0 AND 11; RESYNC)
 TITLE SYNC MUX LINE CARD
 LINE# 00-11
 SCALE: _____ SHEET 7 OF 8
 SIZE CODE: D BS DVII-0-12
 NUMBER: _____ REV: _____



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTES:
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S5-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.
 3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
 4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

J1	SIGNAL
A	GROUND
B	DCE SCR 12
C	GROUND
D	DCE SCR 13
E	GROUND
F	DCE SCR 14
H	GROUND
J	DCE SCR 15
K	GROUND
L	EIA RCV DATA 2
M	GROUND
N	EIA RCV DATA 13
P	GROUND
R	EIA XMIT DATA 12
S	GROUND
T	EIA XMIT DATA 13
U	GROUND
Y	DTE SCTE 12
W	GROUND
X	DTE SCTE 13
Y	DTE SCTE 14
Z	GROUND
AA	DTE SCTE 15
BB	GROUND
CC	EIA XMIT DATA 14
DD	GROUND
EE	EIA XMIT DATA 15
FF	GROUND
HH	EIA RCV DATA 14
JJ	GROUND
KK	EIA RCV DATA 15
LL	GROUND
MM	DCE SCT 15
NN	GROUND
PP	DCE SCT 14
RR	GROUND
SS	DCE SCT 13
TT	GROUND
UU	DCE SCT 12
VV	GROUND

FUNCTION		SW NAME	SW PACK	SW NO	PARAMETER/SETTING			
INTERNAL BAUD RATE	SELECT B	S2	3		1200 BAUD	2400 BAUD	4800 BAUD	9600 BAUD
	SELECT A	S2	4		ON	ON	OFF	OFF
FULL / HALF DUPLEX	HD 15	S2	5		FULL DUPLEX		HALF DUPLEX	
	HD 14	S2	6		ON	ON	OFF	OFF
	HD 13	S2	7		ON	ON	OFF	OFF
	HD 12	S2	8		ON	ON	OFF	OFF
PARITY					NO PARITY	ODD PARITY	EVEN PARITY	
	EPE	S1	1		OFF	ON	ON	
	EPE	S1	2		OFF	ON	ON	
CHARACTER LENGTH					8 BITS/CHAR	7 BITS/CHAR	6 BITS/CHAR	5 BITS/CHAR
	WLS1	S1	3		OFF	ON	OFF	ON
	WLS2	S1	4		OFF	ON	OFF	ON
					1 SYNC REQUIREMENT	2 SYNC REQUIREMENT		
SYNC REQUIREMENT	1 SYNC 12	S1	5		OFF	ON	ON	ON
	1 SYNC 13	S1	6		OFF	ON	ON	ON
	1 SYNC 14	S1	7		OFF	ON	ON	ON
	1 SYNC 15	S1	8		OFF	ON	ON	ON
SYNC SELECT					ONE	ZERO		
LCR10=0	SYNCA	S4	1		OFF	ON		
LCR10=1	SYNCB	S5	1		OFF	ON		

FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	C51	1X BIT RATE
	C52	GROUND
TRANSMITTER MODE SEL	M51	SYNCHRONOUS
	M52	GROUND
RECEIVER MODE SEL	RMS1	NO CONNECTION
	RMS2	NO CONNECTION
	RMS3	NO CONNECTION




D3-5 230.4 KB H BMI
 (SEE NOTE 4)

DRN	CHK'D	ENG.	PROJ. ENG.	PROD.	NEXT HIGHER ASSY.	FIRST USED ON	TITLE	SIZE	CODE	NUMBER	REV.
						DV11	SYNC MUX LINE CARD LINES 12-15	D	BS	DV11-0-13	
REVISIONS											
CHK	CHANGE NO.	REV.									

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

D4-2 CARD PARAMETER SELECT 12-15 L DMZ




REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, INIT AND TRAN DATA)		TITLE SYNC MUX LINE CARD	SIZE CODE	NUMBER	REV.
		LINES 12 15	D BS	DVII-0-13	
SCALE	SHEET 2 OF 8	DET.			

D BS D VII-0-13

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



D3-S 9600 BAUD FF2 3 D6 E6B
 D3-S 4800 BAUD FE2 4 C6
 D3-S 2400 BAUD FD2 5 B6
 D3-S 1200 BAUD FD1 6 A6


BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

D4-1 SELECT B
 D4-1 SELECT A

REVISIONS		
CHK	CHANGE NO.	REV.


(CLOCK SOURCE AND SELECTION)

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 12 AND 13, RESYNC)		TITLE SYNC MUX LINE CARD		SIZE/DRAWN	NUMBER	REV.
		LINES 12 - 15		D BS	DV11-0-13	
SCALE		SHEET 6 OF 8		DET.		


D BS DV11-0-13

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1972 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(REC'D DATA MUX S AND TMARK DECODER)	
TITLE SYNC MUX LINE CARD LINES 12-15	SIZE CODE D BS NUMBER 0V11-0-13
SCALE	SHEET 8 OF 8

REV. 1
D BS DV11-0-13

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR LOANED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.
 COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO	REV

TITLE: **DISTRIBUTION PANEL**
 SIZE CODE: **DKS**
 NUMBER: **5411153-0-1**
 SCALE: **1/8"**
 SHEET: **2 OF 3**
 DIST: **1**
 REV: *****


This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. COPYRIGHT © 1975

DIGITAL EQUIPMENT CORPORATION

This microprogram listing lists the 9 bit binary address of each micro instructions, followed by the 15 bit micro instruction as it would appear in the ROM DATA REGISTER (D3-2), followed by an explanation of the micro instruction. Contents of the ROM DATA REGISTER are the complement of the ROM chip outputs. Odd addresses reference one set of 4 ROM chips, even addresses reference the other set of 4 ROM chips.

BITS	ADDRESSES	PART NUMBER	ROM LIST
15-12	even	23-192A2	K-CS-M7838-Ø-15
11-8	even	23-191A2	K-CS-M7838-Ø-14
7-4	even	23-189A2	K-CS-M7838-Ø-12
3-0	even	23-190A2	K-CS-M7838-Ø-13
15-12	odd	23-185A2	K-CS-M7838-Ø-8
11-8	odd	23-186A2	K-CS-M7838-Ø-9
7-4	odd	23-188A2	K-CS-M7838-Ø-11
3-0	odd	23-187A2	K-CS-M7838-Ø-1Ø

Diagnostic DZDVC Test #1 compares ROM DATA REGISTER contents with this listing. Use the above table to determine which ROM is faulty. Bit 15 is at left end of word Bit Ø at right end

FIRST USED ON OPTION MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DVII				
PARTS LIST				
DRN. <i>Robert Koppner</i>	DATE 3-31-75	 digital EQUIPMENT CORPORATION <small>MAYNARD, MASSACHUSETTS</small>		
CHK'D <i>Sid Roberts</i>	DATE 4-17-75			
ENG. <i>John E. Hamner</i>	DATE 4-17-75			
PROJ. ENG. <i>John E. Hamner</i>	DATE 4-17-75			
PROD. <i>R. Wall</i>	DATE 4-17-75			
NEXT HIGHER ASSEMBLY B-DD-DVII-Ø		TITLE MICROPROGRAM LISTING		
SCALE + +				
SHEET 1 OF 13	SIZE CODE KCS	NUMBER DVII-Ø-14	REV. A	
	DIST.			

REVISIONS	CHANGE NO.	REV.
1	DVII - 00002	A
2		
3		
4		

DEC FORM NO. DRB 109

IDLE LOOP

02000000 0101000001000010
00000001 0011000001010100
00000010 0000001011100100
00000011 0000010000001010
00000100 0000001101000011
00000101 0010000000001011
00000110 0111000100101110
00000111 0111001000111010
000001000 0000010100101001
000001001 0000000100000000

ILOOP S/C 6:2 ;INCREMENT SCANNER
XFR ,5,4 ;MOVE MASTER SCAN TO RAM ADDRESS
BRA 2:TSERV ;TEST FOR TRANSMIT FLAG WAITING, IF YES BRANCH TO TRANSMIT SERVICE
BRA 4:RSERV ;TEST FOR RECEIVER FLAG WAITING, IF YES BRANCH TO RECEIVE FLAG SERV
BRA 3:SSERV ;TEST FOR RECEIVED CHARACTER WAITING, IF YES BRANCH TO RECEIVED CHA
ILOOP2 RAM 0:0,13 ;OBTAIN LINE STATE
BRB 1:RSYNC ;TEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO RESYNCHRONIZE
BRB 2:THARK ;TEST RAM OUTPUT 02 (XMIT GO), IF YES BRANCH TO CLEAR THARK
ILOOP5 BRA 5:ISERV ;TEST FOR CHARACTER DISPATCH PROCEED, (SCH 08) IF YES BRANCH T
BRA 1:ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

;RECEIVE FLAG SERVICE (LINE STATE IS IN RAM OUTPUT)

00001010 0010000000001011
00001011 0111000000011110
00001100 0111110100001111
00001101 0101000000100010
00001110 0000000100000000
00001111 0010000000001010
00010000 0111000100011000
00010001 0010000000001011
00010010 0101000000010011
00010011 0010000110111011
00010100 0111111000010001
00010101 0101000000010011
00010110 0101000000010010
00010111 0000000100000000
00011000 0010000000001011
00011001 0101000000001011
00011010 0101000000000010
00011011 0010000110111011
00011100 0111111000011000
00011101 0000000100010101

RSERV RAM 0:0,13 ;OBTAIN LINE STATE
BRB 0:TESTX ;TEST RAM OUTPUT 00 (RECEIVER ACTIVE), IF YES BRANCH TO TESTX
BRB 15,S/ACT ;TEST MATCH DETECT, IF YES BRANCH TO SET ACTIVE
S/C 6:6 ;SET RESYNC PULSE,
BRA 1:ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO ILOOP
S/ACT RAM 0:0,12 ;OBTAIN DLE/PROTOCOL
BRB 1:SACT2 ;TEST RAM 01 (STRIP LEADING SYNC), IF YES BRANCH TO SACT2
SACT1 RAM 0:0,13 ;OBTAIN LINE STATE
S/C 5:7 ;SET RAM OUTPUT 00 (RECEIVER ACTIVE)
RAM 1:13,13 ;WRITE NEW LINE STATE
BRB 10,SACT1 ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 1
CLRRF S/C 4:3 ;SET RECEIVE DATA ENABLE
S/C 4:2 ;CLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
BRA 1:ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
SACT2 RAM 0:0,13 ;OBTAIN LINE STATE
S/C 5:7 ;SET RAM OUTPUT 00 (RECEIVER ACTIVE)
S/C 7:6 ;SET RAM OUTPUT 00 (STRIP SYNC ON)
RAM 1:13,13 ;WRITE NEW LINE STATE
BRB 10,SACT2 ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 2
BRA 1:CLRRF ;TEST FOR SURE TRUE, IF YES BRANCH TO CLRRF

00011110 0010000000001011
00011111 0111011000100001
00010000 0000000100100101
00010001 0111110100010101
00010010 0101000010000010
00010011 0010000110111011
000100100 0111111000001010
000100101 0101000000010011
000100110 0101000000010001
000100111 0101000000010010
000101000 0000000100000000

TESTX RAM 0:0,13 ;OBTAIN LINE STATE
BRB 6:TMO ;TEST RAM OUTPUT 06 (STRIP SYNC ON), IF YES BRANCH TO TMO
BRA 1:S/RDE ;TEST FOR SURE TRUE, IF YES BRANCH TO S/RDE
TMO BRB 15,CLRRF ;TEST MATCH DETECT, IF YES BRANCH TO CLRRF
S/C 7:2 ;CLEAR RAM OUTPUT 06 (STRIP SYNC ON)
RAM 1:13,13 ;WRITE NEW LINE STATE
BRB 10,RSERV ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO RSERV
S/RDE S/C 4:3 ;SET RECEIVE DATA ENABLE
S/C 4:1 ;SET SILO IN
S/C 4:2 ;CLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
BRA 1:ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO ILOOP

;RECEIVE INTERRUPT RESPONSE SERVICE

000101001 0011000011000001
000101010 0001000000011111
000101011 0011000001100100
000101100 0101000000001110
000101101 0000000101100010

ISERV XFR ,14,1 ;MOVE SILO OUT TO A REGISTER
ALU 3:7 ;LET ALU RESULT = A REGISTER
XFR ,6,4 ;MOVE ALU RESULT 08-11 TO RAM ADDRESS REGISTER 00-03
S/C 3:6 ;CLEAR SCRB8
BRA 1:CTEST ;TEST FOR SURE TRUE, IF YES BRANCH TO CTEST

RESYNCHRONIZE (MASTER SCAN IS IN RAM AR, LINE STATE IS IN RAM OUTPUT)

000101110 0010000000001011
000101111 0101000000100011
000110000 0101000000100001
000110001 00100000110111011
000110010 011111000101110
000110011 0010000000001110
000110100 0101000010000100
000110101 0010000011011110
000110110 011111000110011
000110111 0101000001000110
000111000 0101000000010001
001111001 0000000100000101

RSYNC RAM 0:0,13 JOBTAIN LINE STATE
S/C 5:3 JCLEAR RAM OUTPUT 00 (RECEIVER ACTIVE)
S/C 5:1 JCLEAR RAM OUTPUT 01 (RESYNCHRONIZE)
RAM 1:13,13 JWRITE NEW LINE STATE
BRB 10,RSYNC JTEST FOR WRITE INHIBIT, IF YES BRANCH BACK
PSI RAM 0:0,16 JOBTAIN LINE PROTOCOL
S/C 7:0 JSET RAM OUTPUT 07
RAM 1:13,16 JWRITE NEW LINE PROTOCOL
BRB 10,PSI JTEST FOR WRITE INHIBIT, IF YES BRANCH BACK
S/C 6:6 JSET RESYNC PULSE
S/C 4:1 JSET SILO IN
BRA 1:ILOP2 JTEST FOR SURE TRUE, IF YES BRANCH TO ILOP2 (ILOOP +2)

JCLEAR THARK

000111010 0101000001000001
000111011 0000000100001000

THARK S/C 6:1 JCLEAR THARK
BRA 1:ILOP5 JTEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP +5

JTEST FOR RESYNC FLAG (LINE NUMBER IN RAM AR, CHARACTER IN ALU RESULT)

000111100 0000000000111110
000111101 0000000110000011
000111110 0010000000001110
001111111 0101000010000000
001000000 0010000011011110
001000001 011111000111110
001000010 0000000110000011

TFRF BRA 0:CRAM7 JTEST BIT 15 OF ALU RESULT, IF YES BRANCH TO HERE +2
BRA 1:DISC JTEST FOR SURE TRUE, IF YES BRANCH TO DISCARD RECEIVED CHARACTER
CRAM7 RAM 0:0,16 JOBTAIN LINE PROTOCOL
S/C 7:0 JCLEAR RAM OUTPUT 07 (RESYNCH FLAG NOT FOUND)
RAM 1:13,16 JWRITE NEW LINE PROTOCOL
BRB 10,CRAM7 JTEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:DISC JTEST FOR SURE TRUE, IF YES BRANCH TO DISCARD RECEIVED CHARACTER

RECEIVED CHARACTER SILO SERVICE

001000011 0000010100101001
001000100 0011000011000001
001000101 00010000000011111
001000110 0011000001100100
001000111 0010000000001011
001201000 0111000110000011
001001001 0010000000001110
001001010 0111011100111100
001001011 1000100010110001
001001100 0111011010111010
001001101 0111010110100101
001001110 0010000000000101
001001111 0111110010001100
001010000 0010000000001010
001010001 0111010101111110
001010010 0010000000001101
001010011 00110000010100010
001010100 0101000000010111
001010101 0011000001110001

SSERV BRA 5:ISERV JTEST FOR SCROB (COULD HAVE SET BETWEEN 7 AND 9 INST OF ILOOP)
XFR ,14,1 JMOVE SILO OUT TO A REGISTER
ALU 3: JLET ALU RESULT = A REGISTER
XFR ,6,4 JMOVE ALU RESULT 06-11 TO RAM ADDRESS REGISTER 03-03
RAM 0:0,13 JOBTAIN LINE STATE
BRB 1:DISC JTEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO DISCARD
RAM 0:0,16 JOBTAIN LINE PROTOCOL
BRB 7:TFRF JTEST RAM OUTPUT 07, IF YES BRANCH TO YES1 FOR RESYNCH FLAG
BRA 10,POER JTEST BITS 13, 14 OF ALU RESULTS, IF YES BRANCH TO PARITY/OVERRUN
BRB 6:TBCC JTEST RAM OUTPUT 06, IF YES BRANCH TO THIS IS BCC 2
BRB 5:TBCC JTEST RAM OUTPUT 05, IF YES BRANCH TO THIS IS BCC 1
RAM 0:0,5 JOBTAIN RECEIVER BYTE COUNT
BRB 14,CRBCC JTEST RAM OUTPUT 0-14=0, IF YES BRANCH TO CHARACTER RECEIVED WHILE
RAM 0:0,12 JOBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BRB 5:DDCMP JTEST RAM OUTPUT 05, IF YES BRANCH TO DDCMP RECV
RAM 0:0,15 JOBTAIN RECEIVER MODE BITS
ZETA XFR ,12,2 JMOVE RAM OUTPUT DATA TRANSLATED 0-2/8-10 TO B REGISTER
S/C 4:7 JCLEAR ALU RESULT UPPER BYTE
XFR ,17,1 JMOVE ALU RESULT TO A REGISTER

001010110 00010000000010110
001010111 00110000011100010
001011000 0010000000001001
001011001 00110000010110001
001011010 00010000000010110
001011011 00110000011100011
001011100 0100000000000000
001011101 0111100101011101
001011110 0000011011011010
001011111 0111101011010111
001100000 0010000000001111
001100001 0010000110011111

ALU 20 JLET ALU RESULTS = A PLUS B
XFR ,17,2 JMOVE ALU RESULTS TO B REGISTER
RAM 0:0,11 JOBTAIN RECEIVER CONTROL TABLE BASE ADDRESS
XFR ,13,1 JMOVE RAM OUTPUT DATA TO A REGISTER (BASE ADDRESS)
ALU 20 JLET ALU RESULTS = A PLUS B (EFFECTIVE ADDRESS)
XFR 1:17,3 JMOVE ALU RESULTS TO NPR ADDRESS REGISTER
NPR JDO NPR TO GET CONTROL BYTE
RBUS1 BRB 11,RBUS1 JTEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6:RNXMC JTEST NXM, IF YES, BRANCH TO RECEIVER NXM / CONTROL BYTE
BRB 14,RMPEC JTEST MEM PAR ERR, IF YES, BRANCH TO RECEIVER MPE/CONTROL BYTE
RAM 0:0,17 JOBTAIN CONTROL BYTE STORAGE REGISTER (TO CLEAR INTERLOCK)
RAM 1:11,17 JMOVE DATA REGISTER TO RAM AND WRITE CONTROL BYTE STORAGE REGISTER

CONTROL BYTE TESTS BEGIN (CHARACTER IS IN SILO OUT, CONTROL BYTE IS IN RAM 17)

001100010 0010000000001111
001100011 00110000010110010
001100100 0010000000000101
001100101 0010000000000000
001100110 1000101010101011
001100111 0000110010011011
001101000 0000110110000101

CTEST RAM 0:0,17 JOBTAIN CONTROL BYTE STORAGE REGISTER
XFR ,13,2 JMOVE RAM OUTPUT 10 B REGISTER
ALU 5 JLET ALU RESULT = B REGISTER
RAM 1:7,15 JMOVE ALU RESULTS TRANSLATED 5-7/0-2 TO RAM (AND WRITE NEW MODE BITS)
BRA 14,CBINT JTEST BIT 0 OF ALU RESULT, IF YES BRANCH TO CONTROL BYTE INTERLOCK
BRA 14,EBCC JTEST BIT 02 OF ALU RESULT, IF YES BRANCH TO SET EXPECT MCC 1 NEXT
EPSIL BRA 15,RBCC JTEST BIT 03 OF ALU RESULT, IF YES, BRANCH TO CALCULATE RECV B

RETURN FROM RECV BCC (CONTROL BYTE IS STILL IN ALU RESULT)

001101001 0000111210000011
001101010 0010000000000100
001101011 0011000110110011
001101100 0011000001100001
001101101 0100000000000000
001101110 0111100101101110
001101111 00000110110000
001110001 00110000010110001
001110010 0010000000000101
001110011 00110000011110001
001110100 0111110001110000
001110101 0010000000000100
001110110 00110000010110001
001110111 0010000000011111
001111000 00100000011110100
001111001 0111110001110101
001111010 0010000000000101
001111011 01111100011000111
001111100 0101000000010000
001111101 0000000100000000

RBCC BRA 10,DISC JTEST BIT 4 OF ALU RESULT, IF YES, BRANCH TO (BIT 4 SET = DISC)
RAM 0:0,4 JOBTAIN RECEIVER CURRENT ADDRESS
XFR 0:13,3 JMOVE RAM OUTPUT TO NPR ADDRESS REGISTER
XFR ,14,5 JMOVE SILO OUT TO DATA REGISTER (FOR USE IF NEXT CHARACTER WILL HAVE)
NPR JDO NPR TO STORE RECEIVED CHARACTER
RBUS2 BRB 11,RBUS2 JTEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6:RNXMC JTEST NXM, IF YES, BRANCH TO RECEIVER NXM
ORBC RAM 0:0,5 JOBTAIN RECEIVER BYTE COUNT
XFR ,13,1 JMOVE RAM OUTPUT 10 REGISTER A
ALU 7: JLET ALU RESULTS = A+1
RAM 1:17,5 JMOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW BYTE COUNT)
BRB 10,ORBC JTEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
ORCA RAM 0:0,4 JOBTAIN RECEIVER CURRENT ADDRESS
XFR ,13,1 JMOVE RAM OUTPUT DATA TO REGISTER A
ALU 7: JLET ALU RESULTS = A+1
RAM 1:17,4 JMOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW ADDRESS)
BRB 10,ORCA JTEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0:0,5 JOBTAIN RECEIVER BYTE COUNT
BRB 14,RBCC JTEST RAM OUTPUT 0-14=0, IF YES, BRANCH TO NEXT CHARACTER WILL HAVE
S/C 4:3 JSET SILO OUT
BRA 1:ILOOP JTEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

DDCMP RECEPTION

001111110 0010000000001101
001111111 0111100100000011
010000000 0000000010101001
010000001 0001000000001100
010000000 00000000110000101

DDCMR RAM 0:0,15 JOBTAIN RECEIVER MODE BITS
BRB 14,DDCM2 JTEST RAM OUTPUT 0-14=0, IF YES BRANCH TO DDCM2
BRA 1:ZETA JTEST FOR SURE TRUE, IF YES BRANCH TO ZETA
DDCM2 ALU 1: JLET ALU RESULT = 0
BRA 1:RBCC JTEST FOR SURE TRUE, IF YES BRANCH TO CALCULATE RECV BCC

DISCARD RECEIVED CHARACTER

010000011 0101000000014000
010000100 0000000100000000

DISC S/C 4:0 ISET SILO OUT
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

CALCULATE RECV BCC (ASSUME RECEIVED CHARACTER IN SILO OUT)

010000101 0011000011000001
010000110 0010000000001111
010000111 0011000010110010
010001000 0010000000001010
010001001 0110000000000000
010011010 0010000111100111
010010111 0000000101101001

RBCC XFR ,14,1 IMOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 IOBTAIN RECV BCC CALCULATED TO DATE
XFR ,13,2 IMOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 IOBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC IPERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 IMOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
BRA 1:RRBCC ITEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM RECV BCC

CHARACTER RECEIVED WHILE RECV BC=0

010001100 0011000011000110
010001101 0101000000001000
010001110 1000000110110010

CRBCO YFR ,14,6 IMOVE SILO OUT REGISTER TO RICO
S/C 3:0 ISET RICO 15 (TO INDICATE RECEPTION WHILE BC=0)
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

NEXT CHARACTER WILL HAVE BC=0 (SILO OUT HAS BEEN SET, RECEIVER BYTE COUNT IS 1)

010001111 0011000011010110
010010000 0101000000001001
010010001 0111101110010011
010010010 1000000110110010

NBCO XFR ,15,6 IMOVE NPR DATA REGISTER TO RICO
S/C 3:1 ISET RICO 14 (TO INDICATE RECEPTION OF NEXT CHARACTER WILL BE BC=0)
BRB 15,MCBCX ITEST RAM OUTPUT 15, IF TRUE BRANCH TO MODE CHANGE / BCC EXPECT
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

MODE CHANGE AND BCC EXPECT

010010011 0010000000001011
010010100 0011000010110010
010010101 0011000010000010
010010110 0001000000000101
010010111 0010000101111101
010011000 0010000111111111
010011001 0000110010100000
010011010 1000000110110010

MCBCX RAM 0:0,13 IOBTAIN LINE STATE
XFR ,13,2 IMOVE RAM OUTPUT TO B REGISTER
XFR ,10,2 IMOVE B REGISTER 0-15 TO B REGISTER 0-7
ALU 5 ILET ALU RESULT = B REGISTER
RAM 1:7,15 IMOVE ALU RESULTS TRANSLATED TO RAM AND WRITE NEW RECV MODE BITS
RAM 1:17,17 IWRITE CONTROL BYTE STORAGE FROM ALU RESULT
BRA 14,EBCN ITEST ALU RESULT 02, IF YES BRANCH TO EXPECT BCC NEXT BECAUSE OF BC
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

EXPECT BCC NEXT BECAUSE OF CONTROL BYTE

010011011 0010000000001110
010011100 0101000010000101
010011101 0010000110111110
010011110 0111111010011011
010011111 0000000101101000

EBCC RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:5 ISET RAM OUTPUT 05 (EXPECT BCC 1 NEXT)
RAM 1:13,16 IWRITE LINE PROTOCOL FROM RAM OUTPUT
BRB 10,EBCC ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:EPSIL ITEST FOR SURE TRUE, IF YES BRANCH TO EPSIL

EXPECT BCC NEXT BECAUSE OF BC = 0

010100000 0010000000001110
010100001 0101000010000101
010100010 0010000110111110
010100011 0111111010100000

EBCN RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:5 ISET RAM OUTPUT 05 (EXPECT BCC1 NEXT)
RAM 1:13,16 IWRITE LINE PROTOCOL FROM RAM OUTPUT
BRB 10,EBCN ITEST FOR WRITE INHIBIT, IF YES BRANCH TO EBCN

010100100 0000000110000011

BRA 1:DISC ITEST FOR SURE TRUE, IF YES BRANCH TO DISCARD

THIS IS BCC 1

010100101 0010000000001110
010100110 0101000010000001
010100111 0101000010000110
010101000 0010000110111110
010101001 0111111010100101
010101010 0011000011000001
010101011 0010000000001111
010101100 0011000010110010
010101101 0010000000001010
010101110 0110000000000000
010101111 0010000111100111
010110000 0010000000001010
010110001 0111001110111000
010110010 0111010010111000
010110011 0010000000001110
010110100 0101000010000010
010110101 0010000110111110
010110110 0111111010110011
010110111 0000000111000100
010111000 0101000000010000
010111001 0000000100000000

TBC1 RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:1 ICLR RAM OUTPUT 01 (EXPECT BCC 1 NEXT)
S/C 7:6 ISET RAM OUTPUT 06 (EXPECT BCC 2 NEXT)
RAM 1:13,16 IWRITE LINE PROTOCOL FROM RAM
BRB 10,TBC1 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
XFR ,14,1 IMOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 IOBTAIN RECV BCC CALCULATED TO DATE
XFR ,13,2 IMOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 IOBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC IPERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 IMOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
RAM 0:0,12 IOBTAIN TRANSMITTER DLE/LINE PROTOCOL II (TO LOOK FOR LHC)
BRB 3:TBC1X ITEST RAM OUTPUT 03
BRB 4:TBC1X ITEST RAM OUTPUT 04
MRTMA RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:2 ICLR RAM OUTPUT 06 (EXPECT BCC2 NEXT)
RAM 1:13,16 IWRITE LINE PROTOCOL
BRB 10,MRTMA ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:BCCK ITEST FOR SURE TRUE, IF YES BRANCH TO BCL CHECK COMPLETE
TBC1X S/C 4:0 ISET SILO OUT
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

THIS IS BCC 2

010111010 0010000000001110
010111011 0101000010000010
010111100 0010000110111110
010111101 0111111010111010
010111110 0011000011000001
010111111 0010000000001111
011000000 0011000010110010
011000001 0010000000000000
011000010 0010000111100111
011000100 0001000000011100
011000101 0101000000101111
011000110 0011000011110001
011000111 0011000011000010
011000100 0001000000001101
011001001 0011000011110010
011001010 0011000011100001
011001011 0001000000001111
011001100 0101000000010111
011001101 0011000011110001
011001110 0001000000011110
011001111 0011000011110001
011010000 0011000011100010
011010001 0011000010000010
011010010 0001000000001110
011010011 0011000011110110
011010100 0101000000001101
011010101 0101000000001001
011010110 1000000110110010

TBC2 RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:2 ICLR RAM OUTPUT 06
RAM 1:13,16 IWRITE LINE PROTOCOL
BRB 10,TBC2 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
XFR ,14,1 IMOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 IOBTAIN RECV BCC CALCULATED TO DATE
XFR ,13,2 IMOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 IOBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC IPERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 IMOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
BCCCK ALU 34 ILET ALU RESULT = MINUS 1
S/C 4:7 ICLR ALU RESULT UPPER BYTE
XFR ,17,1 IMOVE ALU RESULT TO A REGISTER
XFR ,14,2 IMOVE SILO OUT TO B REGISTER
ALU 15 ILET ALU RESULT = AND OF A COMPLEMENT AND B
XFR ,17,2 IMOVE ALU RESULT TO B REGISTER
XFR ,16,1 IMOVE BCC TO A REGISTER
ALU 37 ILET ALU RESULT = A
S/C 4:7 ICLR ALU RESULT UPPER BYTE
XFR ,17,1 IMOVE ALU RESULT TO A REGISTER
ALU 30 ILET ALU RESULT = A OR B
XFR ,17,1 IMOVE ALU RESULT TO A REGISTER
XFR ,16,2 IMOVE BCC TO B REGISTER
XFR ,12,2 IMOVE B REGISTER 0-15 TO B REGISTER 0-7 (UPPER BYTE OF BCC)
ALU 30 ILET ALU RESULT = A OR B
XFR ,17,6 IMOVE ALU RESULT TO RICO REGISTER
S/C 3:5 ISET RICO 12
S/C 3:1 ISET RICO 14
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

RECEIVER MPE / CONTROL BYTE

01101011 0011000011000110
01101100 0101000000001100
01101100 000000011011011

RMPEC XFR ,14,6 MOVE SILO OUT TO R1CR REGISTER
S/C 3,4 SET R1CR 13
BRA 1,GAMMA TEST FOR SURE TRUE, IF YES BRANCH TO RECEIVER NXM / CONTROL BYTE +

RECEIVER NXM / CONTROL BYTE

01101101 0011000011000110
01101101 0101000000001101
01101100 0101000000001001
01101101 0101000000001000
01101110 0101000000001111
01101111 1000000110110010

RNMC XFR ,14,6 MOVE SILO OUT TO R1CR REGISTER
GAMMA S/C 3,5 SET R1CR 12
BETA S/C 3,1 SET R1CR 14
S/C 3,0 SET R1CR 15
S/C 3,7 CLEAR NXM
BRA 1,CNACB TEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

RECEIVER NXM (WE GOT HERE FROM RECEIVED CHARACTER SILO SERVICE)

01110000 0011000011000110
01110001 000000011011100

RNXM XFR ,14,6 MOVE SILO OUT TO R1CR REGISTER
BRA 1,BETA TEST FOR SURE TRUE, IF YES BRANCH TO RECEIVER NXM / CONTROL BYTE +

NPR SILO OVERFLOW

01110010 0101000000001010
01110011 0000000100000000

NPRSD S/C 3,2 SET SCR 10 INDICATING NPR SILO OVERFLOW
BRA 1,LOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

TRANSMIT SERVICE

CHECK FOR BCC TRANSMISSION

01110010 0010000000001110
01110010 0011000010110001
01110010 0001000000001111
01110011 1000101010011110
01110100 1000101110100010
01110101 000001111100010

TSERV RAM 0,0,16 OBTAIN LINE PROTOCOL
XFR ,13,1 MOVE RAM OUTPUT DATA TO A REGISTER
ALU 3,7 LET ALU RESULT = A REGISTER
BRA 12,SBC1 TEST BIT 0 OF ALU RESULT, IF YES BRANCH TO SEND BCC 1
BRA 13,SBC2 TEST BIT 1 OF ALU RESULT, IF YES BRANCH TO SEND BCC 2
BRA 7,NPRSD TEST FOR NPR SILO NOT AVAILABLE, IF YES, BRANCH TO NPR SILO OVERFLOW

PRINCIPAL/ALTERNATE SELECTION

01110101 0010000000001011
01110101 0111001011101101
01110100 1000000101100100
01110101 0111011111100010
01110110 0010000000000001
01110111 1111100010000000
01111000 0010000000000000
01111001 0000000111110101

RAM 0,0,13 OBTAIN LINE STATE
BRB 2,SIGMA TEST BIT 02 OF RAM, IF YES, BRANCH TO HERE +2 (TESTING TRANSMIT MODE)
BRA 1,TYPE TEST FOR SURE TRUE, IF YES BRANCH TO SELECT TYPE OF IDLING
SIGMA BRB 7,USCA TEST RAM OUTPUT 07, IF YES BRANCH TO USE ALTERNATE CA
RAM 0,0,1 OBTAIN PRINCIPAL BC (GE TEST)
BRB 14,XPBCO TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO XMIT PBCO
RAM 0,0,0 OBTAIN PRINCIPAL CURRENT ADDRESS
BRA 1,OXCB TEST FOR SURE TRUE, IF YES BRANCH TO OBTAIN XMIT CONTROL BYTE

USE ALTERNATE CA

01111001 0010000000000011
01111001 1111100010100000
01111010 0010000000000010

USCA RAM 0,0,3 OBTAIN ALTERNATE BC. (GE TEST)
BRB 14,XSBCO TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO XMIT SBCO
RAM 0,0,2 OBTAIN ALTERNATE CURRENT ADDRESS
OBTAIN XMIT CONTROL BYTE

01111011 0011000010110011
01111010 0100000000000000
01111011 0111100011110111
01111000 1000011000110001
01111001 1111101000111001
01111010 0011000010010001
01111011 0001000000011111
01111100 0011000011110101
01111101 0010000000001010
01111110 1111011010001100
01111111 0010000000001100
10000000 0011000010100010
00000001 0001000000010110
00000010 0011000011110010
00000011 0010000000001000
100000100 0011000010110001
100000101 0001000000010110
100000110 0011000011110001
100000111 0100000000000000
100001000 1111100100001000
100001001 1000011000110001
100001010 1111101000111001
100001011 0011000010010010
100001100 0001000000000101
100001101 1000101101110011

OXCB XFR 1,13,3 MOVE DATA FROM RAM OUTPUT TO NPR ADDRESS REGISTER
NPR 100 NPR TO GET CHARACTER
RBUS3 BRB 11,RBUS3 TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6,TXMC TEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CHARACTER
BRB 14,TMPEC TEST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CHARACTER
XFR ,11,1 MOVE DATA FROM CVC/DATI REGISTER TO A REGISTER
ALU 3,7 LET ALU RESULT = A REGISTER
XFR ,17,5 MOVE DATA FROM ALU RESULT TO DATO REGISTER (FOR BCC AND TRANSMIT)
RAM 0,0,12 OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BRB 6,DDCMX TEST RAM OUTPUT 06, IF YES BRANCH TO ODCMP XMIT (CALCULATED BCC)
RAM 0,0,14 OBTAIN MODE BITS
PI XFR ,12,2 MOVE RAM OUTPUT DATA TRANSLATED 0-2/8-10 TO B REGISTER
ALU 20 LET ALU RESULTS = A PLUS B
XFR ,17,2 MOVE ALU RESULTS TO B REGISTER
RAM 0,0,10 OBTAIN CONTROL TABLE BASE ADDRESS
XFR ,13,1 MOVE RAM OUTPUT TO A REGISTER
ALU 20 LET ALU RESULT = A PLUS B ((CHAR+MODE)+BASE ADDR)
XFR 1,17,3 MOVE ALU RESULTS TO NPR ADDRESS REGISTER
NPR 100 NPR TO GET CONTROL BYTE
RBUS4 BRB 11,RBUS4 TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6,TXMC TEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CONTROL BYTE
BRB 14,TMPEC TEST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CONTROL BYTE
XFR ,11,2 MOVE DATI REGISTER TO B REGISTER
ALU 5 LET ALU RESULT = B REGISTER
BRA 13,SDLE TEST BIT 1 OF ALU RESULT, IF YES BRANCH TO SEND DLE FIRST

RETURN FROM DLE SENDING

10000110 0010000101111100
10000111 1000110010000010

RDLE RAM 1,7,14 MOVE ALU RESULT TRANSLATED 5-7/8-2 TO RAM (AND WRITE NEW MODE)
BRA 14,SSBN TEST BIT 2 OF ALU RESULT, IF YES BRANCH TO SET SEND BCC NEXT

RETURN FROM SSBLENXT

10001000 1000110110001111

RSSBN BRA 13,XHCC TEST BIT 3 OF ALU RESULT, IF YES BRANCH TO CALCULATE TRANS RC

RETURN FROM XMI! BCC

10001001 1111100011010001
10001010 0011000011010000
10001011 0010000000001011
10001010 1111011100100011

RXBCC BRB 10,SDLE TEST FOR DLE FLAG, IF YES BRANCH TO SEND IDLE
ALPHA XFR ,15,0 MOVE DATO REGISTER TO TRANSMITTED DATA BUS
RAM 0,0,13 OBTAIN LINE STATE
BRB 7,USBC TEST BIT 7 OF RAM OUTPUT, IF YES BRANCH TO USE ALTERNATE HC

USE PRINCIPAL BC

10001010 0010000000000001
10001010 1111100010000000
10001011 0011000010110001
100011000 0001000000111111
100011001 0010000111110001
100011010 1111110000101001
100011011 0010000000000000
100011100 0011000010110001
100011101 0001000000111111
100011110 0010000111110000

UPHC RAM 0,0,1 OBTAIN PRINCIPAL BYTE COUNT
BRB 14,XPBCO TEST RAM 0-14=0
XFR ,13,1 MOVE RAM OUTPUT TO A REGISTER
ALU 7,7 LET ALU RESULTS = A PLUS 1
RAM 1,17,1 MOVE ALU RESULT TO RAM INPUT AND WRITE NEW PRINCIPAL BYTE COUNT
BRB 10,UPBC TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
OPCA RAM 0,0,0 OBTAIN PRINCIPAL CURRENT ADDRESS
XFR ,13,1 MOVE RAM OUTPUT TO A REGISTER
ALU 7,7 LET ALU RESULT = A PLUS 1
RAM 1,17,0 MOVE ALU RESULT TO RAM INPUT AND WRITE NEW PRINCIPAL CURRENT ADDRESS

K-CS DVI-0-14 REV A

```

10001111 111111000011011
10010000 001000000000001
10010000 111111000100000
10010001 000000100000000

```

```

BRB 10,OPCA ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0:0,1 I OBTAIN PRINCIPAL BYTE COUNT
BRB 14,XPBCO ITEST RAM 0-14-0, IF YES, BRANCH TO XMIT PBCO
BRA 1:1LOOP ITEST FOR SURE TRUE AND BRANCH TO IDLE LDUP

```

USE ALTERNATE 04

```

10010001 0010000000000011
10010010 1111110001010000
10010010 001000010110001
10010010 0001000000111111
10010011 0010000111110011
10010011 111111000100011
10010101 001000000000010
10010101 0011000010110001
10010101 0001000000111111
10010101 0010000111110010
10010101 111111000101001
10010110 001000000000011
10010111 111111000101000
10011000 000000100000000

```

```

USBC RAM 0:0,3 I OBTAIN ALTERNATE BYTE COUNT
BRB 14,XSBCO ITEST RAM 0-14-0
XFR 13,1 I MOVE RAM OUTPUT TO A REGISTER
ALU 7 I LET ALU RESULTS = A PLUS 1
RAM 1:17,3 I MOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE BYTE COUNT
BRB 10,USBC ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
OSCA RAM 0:0,2 I OBTAIN ALTERNATE CURRENT ADDRESS
XFR 13,1 I MOVE RAM OUTPUT TO A REGISTER
ALU 7 I LET ALU RESULT = A PLUS 1
RAM 1:17,2 I MOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE CURRENT ADDRESS
BRB 10,OSCA ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0:0,3 I OBTAIN ALTERNATE BYTE COUNT
BRB 14,XSBCO ITEST RAM 0-14-0, IF YES, BRANCH TO XMIT SBCO
BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

TRANSMIT NXM/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)

TRANSMIT NXM/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN R

```

10011000 0011000000000111
10011001 0010000000001011
10011001 0101000010000111
10011010 0101000000000111
10011010 0101000000100010
10011011 0010000110111011
10011011 111111000110010
10011100 000000100000000

```

```

TNXMC XFR 4,7 I MOVE TO NPR STATUS REPORT REG.
IOTA RAM 0:0,13 I OBTAIN LINE STATE
S/C 7:7 I SET RAM 04 (TRANSMITTER NXM)
S/C 3:7 I CLEAR NXM
S/C 5:2 I CLEAR RAM 02 (TRANSMITTER GO)
RAM 1:13,13 I WRITE NEW LINE STATE
BRB 10,IOTA ITEST FOR WRITE INHIBIT, IF YES BRANCH TO IOTA
BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

TRANSMIT MPE/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)

TRANSMIT MPE/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN R

```

10011100 0011000000000111
10011101 001000000001011
10011101 0101000010000101
10011101 0101000000100010
10011110 0010000110111011
10011110 111111000111010
10011111 000000100000000

```

```

TMPEC XFR 4,7 I MOV TO NPR STATUS REPORT REG.
OMEGA RAM 0:0,13 I OBTAIN LINE STATE
S/C 7:5 I SET RAM 05 (TRANSMIT MPE)
S/C 5:2 I CLEAR RAM 02 (TRANSMITTER GO)
RAM 1:13,13 I WRITE NEW LINE STATE
BRB 10,OMEGA ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES, BRANCH TO IDLE LOOP

```

XMIT PBCO

```

10100000 0010000000001011
10100001 0101000010000100
10100001 0010000110111011
10100001 111111001000000

```

```

XPBCO RAM 0:0,13 I OBTAIN LINE STATE
S/C 7:4 I SET RAM OUTPUT BIT 7 (GO TO ALTERNATE)
RAM 1:13,13 I MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,XPBCO ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3

```

K- CS - DVI - C - 14 REV A

```

10100010 0010000000000011
10100010 0011000000000111
10100011 111101101001000
10100011 10000001010111
10100011 001000010000001
10100011 001000000001110
10100011 0011000010110010
10100011 001100001000010
10100011 0001000000000101
10100011 0010000101111100
10100011 1000110010000111
10100011 100000101010111

```

```

RAM 0:0,1 I OBTAIN PRINCIPAL BYTE COUNT
XFR 4,7 I MAKE NPR SILO ENTRY
BRB 13,RED ITEST RAM OUTPUT BIT 15, IF YES BRANCH TO HERE +2
BRA 1:CBCCO ITEST FOR SURE TRUE, IF YES BRANCH TO CHECK FOR BOTH BC=0
RED RAM 1:0,1 I ZERO PRINCIPAL BYTE COUNT
DTMB RAM 0:0,16 I OBTAIN LINE PROTOCOL
XFR 13,2 I MOVE RAM OUTPUT TO REGISTER B
XFR 10,2 I MOVE REGISTER B0-15 TO REGISTER R 0-7
ALU 5 I LET ALU RESULT = B
RAM 1:7,14 I MOVE ALU RESULTS TRANSLATED TO RAM AND WRITE NEW MODE
BRA 14,BCOBB ITEST ALU RESULT 02, IF YES BRANCH TO BCC SEND HCL
BRA 1:CBCCO ITEST FOR SURE TRUE, IF YES BRANCH TO CHECK FOR BOTH BC=0

```

XMIT SBCO

```

10101000 0010000000001211
10101001 0101000010000000
10101001 0010000110111011
10101001 111111001010000
10101001 001000000000011
10101001 0011000000000111
10101001 1111011010111011

```

```

XSBCO RAM 0:0,13 I OBTAIN LINE STATE
S/C 7:0 I CLEAR RAM OUTPUT BIT 7 (GO TO PRINCIPAL)
RAM 1:13,13 I MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,XSBCO ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
RAM 0:0,3 I OBTAIN ALTERNATE BYTE COUNT
XFR 4,7 I MAKE NPR SILO ENTRY
BRB 13,ESS ITEST RAM OUTPUT 15, IF YES, BRANCH TO CLEAR ALTERNATE BYTE COUNT

```

CHECK FOR BOTH BC=0

```

10101101 001000000000001
10101101 1111110001211210
10101101 000000010000000
10101101 0010000000000011
10101101 1111110001011111
10101101 000000010000000

```

```

CBCO RAM 0:0,1 I OBTAIN PRINCIPAL BYTE COUNT
BRB 14,DELTA ITEST RAM OUTPUT 0-14-0, IF YES, BRANCH TO HERE +2
BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES, BRANCH TO IDLE LOOP
DELTA RAM 0:0,3 I OBTAIN ALTERNATE BYTE COUNT
BRB 14,C/GO ITEST RAM OUTPUT 0-14-0, IF YES, BRANCH TO CLEAR GO
BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

CLEAR ALTERNATE BYTE COUNT

```

10101110 0010000010000011
10101110 1000000121001011

```

```

ESS RAM 1:0,3 I ZERO ALTERNATE BYTE COUNT
BRA 1:DTMB ITEST FOR SURE TRUE, BRANCH TO DTMB

```

CLEAR GO

```

10101111 00100000000001011
10110000 0101000000100010
10110001 0010000110111011
10110001 1111110001011111
10110001 000000010000000

```

```

C/GO RAM 0:0,15 I OBTAIN LINE STATE
S/C 5:2 I CLEAR RAM 02 (TRANSMITTER GO)
RAM 1:13,13 I WRITE NEW LINE STATE
BRB 10,C/GO ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

SELECT TYPE OF IDLE

```

10110010 0010000000001010
10110010 1111000001100011
10110010 000000010000000
10110011 0101000001000101
10110100 000000010000000

```

```

ITYPE RAM 0:7,12 I OBTAIN TRANSMITTER DLE/PROTOCOL II
BRB 0:BCOCC ITEST RAM OUTPUT 02, IF YES BRANCH TO BCOCC
BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
BCOCC S/C 6:5 I SET THARK
BRA 1:1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

SEND IDLE (LINE STATE IS IN RAM OUTPUT)

```

10110100 0010000000001011

```

```

SIDLE RAM 0:0,13 I OBTAIN LINE STATE

```

```

101101010 0101000000100100
101101011 001000011011011
101101100 111111001101001
101101101 1000000100010010

```

```

S/C 5:4 /SET RAM 03 (TRANSMITTER UNDERRUN)
RAM 1:13,13 /MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10, SIDL /TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
BRA 1:/ALPHA /TEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC +3

```

/SEND IOLE/DLE

```

101101110 0010000000001011
101101111 0101000000100100
101110000 0010000110111011
101110001 111111001101110
101110010 1000000101111011

```

```

MU RAM 0:0,13 /OBTAIN LINE STATE
S/C 5:4 /SET 03 (UNDERRUN)
RAM 1:13,13 /WRITE LINE STATE
BRB 10, MU /TEST FOR INHIBIT
BRA 1:/MU /GO BACK TO SEND IDLE

```

/SEND DLE FIRST

(WE GOT HERE FROM TRANSMIT SERVICE. THE CONTROL BYTE IS IN ALU RESULT AND B REGISTER. MASTER SCAN POSITION IS IN /RAM ADDRESS REGISTER 0-3).

```

101110011 0010000000001110
101110100 1111001001111101
101110101 0101000000100110
101110110 2010000110111110
101110111 111111001110011
101110000 0010000000001010
101110001 0011000010110010
101110101 111100001101110
101110111 0011000010000000
101111100 0000000100000000

```

```

SDLE RAM 0:0,16 /OBTAIN LINE PROTOCOL
BRB 2:/CRAM2 /TEST RAM OUTPUT #2, IF YES BRANCH TO CLEAR RAM 02
S/C 5:6 /SET RAM 02
RAM 1:13,16 /MOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BRB 10, SDLE /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
RAM 0:0,12 /OBTAIN TRANSMITTER DLE / LINE PROTOCOL II
XFR ,13,2 /MOVE RAM OUTPUT TO REGISTER B
BRB 10, MU /TEST FOR DDA FLAG, IF YES BRANCH TO SEND IOLE/DLE
MU XFR ,10,0 /MOVE REGISTER B 15-0 TRANSMITTED DATA BUS
BRA 1:/LOOP /TEST FOR SURE TRUE, IF YES BRANCH TO IOLE LOOP

```

/CLEAR RAM 02 (RAM 02 IS DLE SENDING IN PROGRESS)

```

101111101 0010000000001110
101111110 0101000000100110
101111111 0010000110111110
110000000 111111001111101
110000001 1000000100001110

```

```

CRAM2 RAM 0:0,16 /OBTAIN LINE PROTOCOL
S/C 5:2 /CLEAR RAM OUTPUT 02
RAM 1:13,16 /MOVE RAM OUTPUT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BRB 10, CRAM2 /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:/DLE /TEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM DLE SENDING

```

/SET SEND BCC NEXT

```

110000010 0010000000001110
110000011 0101000000100111
110000100 0010000110111110
110000101 1111110011000010
110000110 1000000100010000

```

```

SSBN RAM 0:0,16 /OBTAIN LINE PROTOCOL
S/C 5:7 /SET RAM OUTPUT BIT 0
RAM 1:13,16 /MOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BRB 10, SSBN /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:/SSBN /TEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM SSBN NXT

```

/BC0 SEND BCC

```

110000111 0010000000001110
110001000 0101000000100111
110001001 0010000110111110
110001010 1111110010000111
110001011 1000000101010111

```

```

BC00 RAM 0:0,16 /OBTAIN LINE PROTOCOL
S/C 5:7 /SET RAM OUTPUT BIT 0
RAM 1:13,16 /MOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BRB 10, BC00 /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:/BC0 /TEST FOR SURE TRUE, IF YES BRANCH TO CBC0

```

/ODCMP TRANSMIT

```

110001100 0010000000001110
110001101 1111110010001111
110001110 1000000100000000

```

```

ODCMX RAM 0:0,14 /OBTAIN TRANSMITTER MODE BITS
BRB 14, XBCC /TEST RAM 0-14=0, IF YES BRANCH TO XBCC
BRA 1:/PI /TEST FOR SURE TRUE, IF YES BRANCH TO PI

```

/CALCULATE TRANSMITTER BCC

```

110001111 0011000011010001
110010000 0010000000001110
110010001 0011000010110010
110010010 0010000000001010
110010011 0110000000000000
110010100 0010000111001110
110010101 1000000100010001

```

```

XBCC XFR ,15,1 /MOVE DATA REGISTER TO A REGISTER
RAM 0:0,6 /OBTAIN TRANSMITTER BCC CALCULATED TO DATE
XFR ,13,2 /MOVE RAM DATA TO REGISTER B
RAM 0:0,12 /OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC /PERFORM SPECIFIED BCC CALCULATION
RAM 1:10,6 /MOVE BCC TO RAM INPUT AND WRITE NEW TRANSMITTER BCC
BRA 1:/XBCC /TEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC

```

/SEND BCC 1

(WE GOT HERE FROM TRANSMIT SERVICE. THE MASTER SCAN POSITION IS IN THE RAM ADDRESS REGISTER 0-3. THE LINE PROTOCOL IS IN /THE A REGISTER AND THE ALU RESULT REGISTER.)

```

110010110 0010000000001110
110010111 0011000010110001
110011000 0001000000111111
110011001 0010000111111110
110011010 1111110100101110
110011011 0010000000001110
110011100 0011000010110000
110011101 0010000000001010
110011110 1111001110100001
110011111 111010010100001
110100000 1000000110100101
110100001 0000000100000000

```

```

SBC1 RAM 0:0,16 /OBTAIN LINE PROTOCOL
XFR ,13,1 /MOVE RAM OUTPUT TO A REGISTER
ALU 7 /LET ALU RESULT = A PLUS 1
RAM 1:17,16 /MOVE ALU RESULT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BRB 10, SBC1 /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
RAM 0:0,6 /OBTAIN TRANSMITTER BCC
XFR ,13,0 /MOVE RAM OUTPUT DATA TO TRANSMITTED DATA BUS (HIGH ORDER BITS GO INT)
RAM 0:0,12 /OBTAIN TRANSMITTER DLE/LINE PROTOCOL II (TO LOOK FOR LRC)
BRB 3:/GOIDL /TEST RAM OUTPUT #3, IF YES BRANCH TO HERE +4
BRB 4:/GOIDL /TEST RAM OUTPUT #4, IF YES BRANCH TO HERE +3
BRA 1:/C/LUI /TEST FOR SURE TRUE, IF YES BRANCH TO SEND BCC 2 + 6
GOIDL BRA 1:/LOOP /TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

/SEND BCC2

(WE GOT HERE FROM TRANSMIT SERVICE. THE MASTER SCAN POSITION IS IN THE RAM ADDRESS REGISTER 0-3. THE LINE PROTOCOL IS IN /THE A REGISTER AND IN THE ALU RESULT REGISTER.)

```

110100010 0010000000001110
110100011 0011000010110010
110100100 0011000010000000

```

```

SBC2 RAM 0:0,6 /OBTAIN TRANSMITTER BCC
XFR ,13,2 /MOVE RAM OUTPUT DATA TO REGISTER B
XFR ,10,0 /MOVE REGISTER B 0-15/0-7 TO TRANSMITTED DATA BUS

```

```

110100101 0010000100000110
110100110 0010000000001110
110100111 0101000000100001
110101000 0010000110111110
110101001 1111110101001011
110101010 0000000100010000

```

```

C/LUI RAM 1:2,6 /MOVE ZERO TO RAM INPUT DATA AND WRITE ZERO TRANSMITTER BCC
RAM 0:0,16 /OBTAIN LINE PROTOCOL
S/C 5:1 /CLEAR RAM BIT 01 (SEND BCC 2)
RAM 1:13,16 /MOVE RAM INPUT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BRB 10, C/LUI /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:/LOOP /TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

K-CS-CVII-0-14 REV
A

SHEET 13 OF 13

;RECEIVED ERRORS

;CONTROL BYTE INTERRUPT

110101011 0010000000001111
110101100 0101000000100011
110101101 0010000110111111
110101110 0011000011000110
110101111 010100000001011
110110000 0000000100000000

CBINT RAM 0:0,17 ;READ CONTROL BYTE HOLDING REGISTER
S/C 5:3 ;CLEAR RAM 00 (GENERATE INTERRUPT)
RAM 1:13,17 ;WRITE CONTROL BYTE HOLDING REGISTER
XFR ,14,6 ;MOVE SILO OUT TO RICR REGISTER
S/C 3:3 ;SET SCR07 (RECEIVER INTERRUPT)
BRA 1:1LOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

;PARITY AND OVERMUN ERRORS

110110001 0011000011000110

POER XFR ,14,6 ;MOVE SILO OUT TO RICR REGISTER

;CREATE NULL ACTION CONTROL BYTE (MODE IS PRESERVED)

110110010 0010000000001111
110110011 0101000000100011
110110100 0101000000100011
110110101 0101000000100010
110110110 0101000000100000
110110111 0101000010000111
110111000 0010000110111111
110111001 010100000001011
110111010 0000000100000000

CNACB RAM 0:0,17 ;READ CONTROL BYTE HOLDING REGISTER
S/C 5:3 ;CLEAR RAM 00
S/C 5:1 ;CLEAR RAM 01
S/C 5:2 ;CLEAR RAM 02
S/C 5:0 ;CLEAR RAM 03
S/C 7:7 ;SET RAM OUTPUT 04 (DISCARD)
RAM 1:13,17 ;WRITE CONTROL BYTE HOLDING REGISTER FROM RAM OUTPUT
S/C 3:3 ;SET SCR 07 (RECEIVER INTERRUPT)
BRA 1:1LOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

;END


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.

NOTES:
1. ALL UNUSED PINS ON J1, J2 GO TO GND

JUMPER	BIT
W1	D00
W2	D02
W3	D03
W4	D06
W5	D07
W6	D05
W7	D04
W8	A12
W9	A09
W10	A08
W11	A10
W12	A04
W13	A05
W14	A11
W15	A03
W16	A06
W17	A07

JUMPER REMOVED
INTERRUPT VECTOR = 0

JUMPER REMOVED
DEVICE SELECT = 1




REF	DESIGNATION	DESCRIPTION	PART NO	ITEM NO
REF		Y-Y COORDINATE HOLE LOCATION	X-CO-W7807-B-4	1
REF		ASSY DRILLING HOLE LAYOUT	D-AH-W7807-B-5	2
REF		MODULE ECD HISTORY	B-WH-W7807-B-B	3
1		ETCHED CIRCUIT BOARD	5010883	4
8	C94, C96-C102	CAP 6.8 UF 35V 10%	1005308	5
60	C1-C60	CAP .01 UF 100V 20%	100161C-C6	6
33	C61-C93	CAP 470 MMF 100V 5%	1000024	7
1	C95	CAP 330 PF 100V 5%	1000023	8
4	D1, D2, D3, D4	DIODE 1N4733A	11C9543	9
17	R1-R13, R15, R17, R18, R24	RES 1K 1/4W 5%	1300365	10
1	R14	RES 100 1/4W 5%	1300229	11
1	R33	RES 47 1/4W 5%	1300202	12
1	R19	RES 100 1/4W 5%	1301322	13
5	R20-R23, R39	RES 750 1/4W 5%	1301401	14
8	R25-R32	RES 33K 1/4W 10%	1300516	15
1	R16	RES 390 1/4W 5%	1300303	16
4	R34, R35, R36, R37	RES 330 1/2W 5%	1300004	17
1	E52	I.C. DEC 7408	1910155	18
1	E4	I.C. DEC 7417	1909929	19
8	E10, E18, E23, E23, E30, E42	I.C. DEC 1488L	1910122	20
8	E3, 5, 6, 8, 12, 17, 24, 30	I.C. DEC 1489L	1910323	21
8	E8, 11, 14, 15, 20, 21, 22, 28	I.C. DEC 74151	1909936	22
8	E10, 13, 25, 28, 32, 33, 34, 35	I.C. DEC 74175	1910631	23
1	E19	I.C. DEC 7410	1905576	24
1	E27	I.C. DEC 7442	1910046	25
6	E7, E7, E48, E51, E55, E60	I.C. DEC 8081	1909705	26
2	E56, E59	I.C. DEC 7400	1905575	27
7	E31, E37, E43, E45, E46, E53, E54	I.C. DEC 7400	1910149	28
1	E58	I.C. DEC 7474	1905547	29
1	E2	I.C. DEC 74H04	1909931	30
1	E44	I.C. DEC 74H00	1909056	31
3	E39, E40, E47	I.C. DEC 8242	1909717	32
1	E41	I.C. DEC 74123	1910436	33
1	E48	I.C. DEC 74H74	1909667	34
1	E38	I.C. DEC 8815	1909713	35
2	E50, E57	I.C. DEC 7402	1909004	36
4		HANDLE FLIP CHIP	9000337-B	37
2	J1, J2	40 PIN HEADER	1208841	38
18	W1-W18	JUMPER (INSULATED)	9009189	39
6		FYELET HANDLE	5CC6732	40
1	A38	RES 130 1/4W 5%	1100225	41

IC TYPE	GND	+5V
DEC 8640	1	8
DEC IC 7442	8	16
DEC IC 74175	8	16
DEC IC 74151	8	16

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

IC PIN LOCATIONS



ETCH BOARD REV 0

REVISIONS

CHK	CHANGE NO	REVISIONS

SEMICONDUCTOR CONVERSION CHART

DEC NO	EIA NO	DEC NO	EIA NO

SCALE: 1 OF 7 SHEET


digital EQUIPMENT CORPORATION

TITLE: BUS CONTROL & MUX

SIZE CODE: DCSM7807-C-1

NUMBER: 1

REV: D




THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION.

REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	EUS CONTROL & MUX	SIZE CODE	D	CS	NUMBER	17007-0-1	REV.	D
SCALE	1:1	SHEET	1	OF	7	DIST.		

DCS 17007-0-1 D



ALL DRAWING AND INDICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION © 1974



REVISIONS		
CHK	CHANGE NO	REV.




THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



D7 D02 H (B01)
 D7 D03 H (B02)
 D7 D01 H (B01)
 D7 D02 H (B02)


REVISIONS		
CHK	CHANGE NO	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO	REV.


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.




TITLE	SIZE CODE	NUMBER	REV.
VCDM CONTROL (08)	D CS	M7308-0-1	D
SCALE	SHEET 3 OF 7	DIST.	

DCS M7308-0-1
 DCS M7308-0-1



REVISIONS			TITLE	SIZE/CODE	NUMBER	REV.
CHK	CHANGE NO	REV				
			MCDEM CONTROL (D9)	D	DCSM7808-0-1	1
			SCALE	SHEET 4 OF 7	DIST.	


DCSM7808-0-1-D



REVISIONS		
CHK	CHANGE NO	REV


TITLE		SIZE CODE	NUMBER	REV
DCSM CONTROL (D10)		DCSM7E/2-1	1	1
SHEET OF		DIST		

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF SIMILAR DEVICES WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO	REV

ALL DIMENSIONS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF THE EQUIPMENT CORPORATION AND SHALL BE KEPT IN CONFIDENCE OR USED IN WHOLE OR IN PART FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT THE WRITTEN PERMISSION OF THE EQUIPMENT CORPORATION.



REVISIONS		
NO.	CHANGE NO.	REV.

(14 LEVY CONVERTER)		FILE CODE	NUMBER	REV
MULM CONTROL (DIZ)		DCSM7EPT-4-1		
SCALE	SHEET	OF	DIST	

DCSM 80A-0-1 D

