

## **System Overview**

# **student workbook introduction to the pdp11**


1st Printing, March 1974  
2nd Printing (Rev), November 1974  
3rd Printing (Rev), April 1977

Copyright © 1974, 1977 by Digital Equipment Corporation

The reproduction of this workbook, in part or whole, is strictly prohibited. For copy information contact the Educational Services Department, Digital Equipment Corporation, Maynard, Massachusetts 01754.

Printed in U.S.A.


course map




NOTE  
A study unit should not be started until all of the units with arrows pointing into it have been completed.

read on 

**READ  
LEARNING  
OBJECTIVES**  
(page 1)



**NOW RUN FILM  
CARTRIDGE A**



**REVIEW  
MATERIAL**  
(pages 3 – 11)



**NOW GO ON TO THE  
NEXT STUDY UNIT.**

*Here's how  
you're to use  
this workbook.*



**read on** 

## objectives

After completing this study unit, you should be able to . . . .

- ★ Explain how the PDP-11 differs from more traditional computers in terms of:
  - The number of buses that interconnect the processor, memory, and I/O devices.
  - The manner in which the instruction set is used.
- ★ Explain why PDP-11 instructions can be used with the processor, or with memory, or with I/O devices.
- ★ Define the term “upward compatible” as it relates to PDP-11 processors.
- ★ Explain the function of an I/O interface.
- ★ Describe PDP-11 memory with regard to the following basic points:
  - The three types of memories that are available.
  - The significance of the terms “low byte” and “high byte”.
  - Memory organization as it relates to bytes and 16-bit words.
- ★ Explain, in a general sense, how PDP-11 addresses are allocated between memory and I/O devices.

## additional resources



- **PDP-11/04/05/10/34/35/40  
Processor Handbook**

Read Chapter 1.

## review material

The following material is covered in this study unit:

<i>Topic</i>	<i>Key Points</i>	<i>Visual Ref.</i>
overview	<ul style="list-style-type: none"><li>★ This study unit is an overview of the PDP-11 computer system and deals with basic concepts <i>common to all</i> PDP-11 systems. It covers:<ul style="list-style-type: none"><li>● PDP-11 versus traditional systems.</li><li>● PDP-11 system elements.</li><li>● Typical PDP-11 systems.</li></ul></li></ul>	1-5
basic concepts	<ul style="list-style-type: none"><li>★ Any computer system can be divided into three main <i>functional</i> elements.<ul style="list-style-type: none"><li>● <i>Memory</i> – for storing information that is readily available to the processor.</li><li>● <i>Processor</i> – for calculating and for routing information between the other two elements.</li><li>● <i>Input/Output Device</i> – to permit communication between man and machine.</li></ul></li></ul>	6
<b>PDP-11 VS TRADITIONAL SYSTEMS</b>	<ul style="list-style-type: none"><li>★ The two primary differences between the PDP-11 computer and traditional computer systems are: the paths (or buses) that interconnect system elements; and the instruction set.</li></ul>	

read on 

## review material

<i>Topic</i>	<i>Key Points</i>	<i>Visual Ref.</i>
<b>traditional bus</b>	<ul style="list-style-type: none"><li>★ A traditional system has either two or three separate and independent buses.<ul style="list-style-type: none"><li>● <i>Memory bus</i> – for connecting the memory to the processor.</li><li>● <i>I/O bus</i> – for connecting the processor to one or more input/output devices.</li><li>● <i>DMA bus</i> – direct memory access bus for connecting memory to I/O devices.</li></ul></li><li>★ Because these buses are physically and functionally separate, an element designed for one bus cannot work with another bus. For example, an I/O device could not be connected to a memory bus.</li></ul>	7–9
<b>PDP-11 bus</b>	<ul style="list-style-type: none"><li>★ In a typical PDP-11 system, memory, the central processor, and the I/O devices communicate over a single bus.</li><li>★ This single bus is called a <i>Unibus</i>.</li><li>★ Elements can be continually added to the Unibus, in either direction.</li><li>★ This Unibus is a <i>common path</i> so that any computer element can communicate with any other element on the bus.<ul style="list-style-type: none"><li>● Processor can communicate with memory.</li><li>● Processor can communicate with an I/O device, or vice versa.</li><li>● I/O devices can deal directly with memory while the processor is doing another job. This is called direct memory access (DMA).</li></ul></li><li>★ The Unibus actually consists of 56 lines, or wires, to handle address, control, and data functions.</li></ul>	10–15

read on 



## review material

<i>Topic</i>	<i>Key Points</i>	<i>Visual Ref.</i>
<b>traditional instruction set</b>	<ul style="list-style-type: none"><li>★ A traditional computer system requires up to three separate instruction sets.<ul style="list-style-type: none"><li>● Memory reference instructions – to deal with memory.</li><li>● Input/output instructions – to deal with I/O devices.</li><li>● Arithmetic instructions – to permit the processor to perform calculations.</li></ul></li><li>★ These three sets of instructions cannot be intermixed; for example, an I/O instruction cannot be used with the processor or with memory.</li><li>★ The programmer must constantly deal with three completely different sets of instructions, making certain he does not mix them up.</li></ul>	16–19
<b>PDP-11 instruction set</b>	<ul style="list-style-type: none"><li>★ Because all devices operate from a common Unibus, there is only <i>one</i> instruction set. One bus . . . one instruction set.</li><li>★ The programmer keeps track of only one instruction set, regardless of what devices he is dealing with. For example, we can do many things with a MOVE instruction.<ul style="list-style-type: none"><li>● MOV transfers data from memory to the processor.</li><li>● MOV transfers data from the processor to an I/O device to tell the device what job to perform.</li><li>● MOV transfers data from the I/O device to memory for storage.</li><li>● MOV transfers I/O status information to the processor for monitoring.</li></ul></li></ul>	20–26

read on 

## review material

<i>Topic</i>	<i>Key Points</i>	<i>Visual Ref.</i>
PDP-11 SYSTEM COMPOSITION	<ul style="list-style-type: none"><li>★ All PDP-11 systems are constructed from a large number of “building blocks”.</li><li>★ These blocks can be assembled in many different combinations to produce a variety of PDP-11 computer systems.</li><li>★ Because of the “building block” concept, the PDP-11 is not just one computer system, it is an entire family of systems.</li><li>★ The three major building block categories are:<ul style="list-style-type: none"><li>● Processors</li><li>● Memories</li><li>● Input/Output Devices</li></ul></li></ul>	27, 28
processors	<ul style="list-style-type: none"><li>★ A number of 16-bit processors can be used to build PDP-11 systems.</li><li>★ Although these processors incorporate the same basic PDP-11 architecture, they have different <i>performance factors</i> such as:<ul style="list-style-type: none"><li>● <i>Size</i> of the instruction set.</li><li>● <i>Speed</i> of instruction execution.</li><li>● <i>Number</i> of memory locations that can be addressed by the processor.</li></ul></li><li>★ All PDP-11 processors are <i>upward compatible</i>. In other words, with but a few exceptions, programs developed for a small processor can be run equally well on one of the medium or large processors.</li><li>★ Each of the available processors is supported by several memories and a wide selection of input/output devices.</li></ul>	29, 30

read on 

## review material

<i>Topic</i>	<i>Key Points</i>	<i>Visual Ref.</i>
input/output devices	<ul style="list-style-type: none"><li>★ There is a wide selection of input/output (I/O) devices that can be used in PDP-11 systems. For example:<ul style="list-style-type: none"><li>● <i>Common I/O devices</i> – such as teleprinters, paper-tape readers and punches, card readers, line printers, and graphic displays.</li><li>● <i>Mass storage devices</i> – such as disks and magnetic tape units.</li></ul></li></ul>	31
I/O interface	<ul style="list-style-type: none"><li>★ An I/O device <i>cannot</i> be connected directly to the Unibus. Each device must have an <i>interface</i> unit.<ul style="list-style-type: none"><li>● The interface connects to the Unibus and handles communication between the I/O device and other system elements.</li><li>● In other words, the interface converts information on the bus into the data and control signals required by the device.</li><li>● Each device interface is different; an interface designed for one type of device cannot be used with another device. This is due to the fact that each device requires a unique set of control signals.</li><li>● Typically, the Unibus is connected to the <i>interface</i>. The <i>device</i> is connected to the interface by means of an I/O cable.</li></ul></li></ul>	32–35

read on 

## review material

<i>Topic</i>	<i>Key Points</i>	<i>Visual Ref.</i>
memory	<ul style="list-style-type: none"><li>★ There are three basic types of memory that can be used with PDP-11 systems:<ul style="list-style-type: none"><li>● <i>core memory</i></li><li>● <i>read-only memory</i></li><li>● <i>semiconductor memory</i></li></ul></li><li>★ Memory consists of a number of storage locations each holding 8 bits, or one “byte” of information.</li><li>★ Each byte location is given a consecutive address starting with zero.</li></ul>	36, 37
bytes vs words	<ul style="list-style-type: none"><li>★ Pairs of bytes are combined to form the 16-bit PDP-11 <i>word</i>.<ul style="list-style-type: none"><li>● The byte forming the right side of the word has an <i>even</i> address and is called the <i>low</i> byte.</li><li>● The byte forming the left side of the word has an <i>odd</i> address and is called the <i>high</i> byte.</li><li>● Because of this addressing structure, the user can select just a low byte, or just a high byte, or a full word. This increases the power of the instruction set because many instructions can operate on either bytes or words.</li></ul></li></ul>	38, 39

## review material

<i>Topic</i>	<i>Key Points</i>	<i>Visual Ref.</i>
16-bit address	<ul style="list-style-type: none"><li>★ The basic PDP-11 system uses a 16-bit address structure.</li><li>★ A 16-bit address permits either:<ul style="list-style-type: none"><li>● 32K of <i>word</i> addresses.</li><li>● 64K of <i>byte</i> addresses.</li></ul></li><li>★ <i>Not all</i> of these addresses are used for memory:<ul style="list-style-type: none"><li>● 28K of word addresses are used for addressing memory locations.</li><li>● 4K of word addresses are reserved for registers located in the processor and I/O devices.</li></ul></li></ul>	40
18-bit address	<ul style="list-style-type: none"><li>★ Some PDP-11 systems use an expanded 18-bit address. The expanded address is used when the system is equipped with memory management hardware.</li><li>★ An 18-bit address permits either:<ul style="list-style-type: none"><li>● 128K of word addresses.</li><li>● 256K of byte addresses.</li></ul></li><li>★ <i>Not all</i> of these addresses are used for memory:<ul style="list-style-type: none"><li>● 124K of word addresses are used for addressing memory locations.</li><li>● 4K of word addresses are <i>still</i> reserved for registers located in the processor and I/O devices.</li></ul></li></ul>	41

### NOTE

The PDP-11/70 is designed to handle a *22-bit* address. With this expanded address, an 11/70 can access up to 2 million words (4 million bytes) of main storage.

read on 

	LSI-11 & 11/03	11/04	11/05 & 11/10	11/34	11/35 & 11/40	11/45 11/50 11/55	11/70
<b>Processing Modes (Names)</b>	Kernel	Kernel	Kernel	Kernel User	Kernel User	Kernel Supervisor User	Kernel Supervisor User
<b>Number of GPRs</b>	8	8	8	9	9*	16	16
<b>Number of Hardware Interrupt Levels</b>	1	4	4	4	4	4	4
<b>Number of Software Interrupt Levels</b>	none	none	none	none	none	7	7
<b>Maximum Address Space (Words)</b>	32K	32K	32K	128K	128K	128K	2M
<b>Maximum Memory Size (Words)</b>	28K	28K	28K	124K	124K	124K	1.9M
<b>Bus Structure (Names of Buses)</b>	LSI-11 Bus	Unibus	Unibus	Unibus	Unibus	Unibus & Fast Bus	Unibus DMA Bus Memory Bus
<b>Types of Memory</b>	Core MOS PROM	Core MOS	Core	Core MOS	Core	Core MOS Bipolar	Core & Cache
<b>Number of Hardware Stacks</b>	1	1	1	2	2*	3	3
<b>Memory Management (Not available, Optional, or Standard)</b>	N/A	N/A	N/A	Std	Opt	Std	Std

\*With Memory Management option.

## review material

<i>Topic</i>	<i>Key Points</i>	<i>Visual Ref.</i>
typical PDP-11 systems	★ PDP-11/03 microcomputer	43
	● Small, low-cost member of the PDP-11 computer family.	
	● Executes all of the basic PDP-11 instructions.	
	★ PDP-11/04 minicomputer	44
	● Designed primarily for dedicated applications such as patient monitoring or process control.	
	★ PDP-11/34 minicomputer	45
	● Designed to handle multiple-task applications such as a time-sharing system where several users are interacting with the computer.	
	★ PDP-11/70 computer system	46
	● Largest, most powerful computer in the PDP-11 family.	
	● Features include extremely fast throughput, cache memory, and the ability to access up to 2 megawords of main memory.	
	● Can accommodate many different tasks on a concurrent basis (i.e., batch processing, real-time processing, and interactive time-sharing).	
summary table	★ The table on page 10 lists and describes the family of PDP-11 computers. The characteristics listed in this table (i.e., processing modes, number of GPRs, interrupt levels, etc.) are defined and discussed in later study units.	

read on ►