PM-1116 B Core Memory Manual





- Verify that address strapping is correct.
- Verify that power is off.

 - Verify that card is correctly aligned.
- Verify that polarizing keys line up properly.
- Verify that card is completely seated.
- Check that fans and air stream are unobstructed.

Plessey Microsystems

CAUTION

READ BEFORE INSTALLING MODULE

DAMAGE TO MODULE OR TO HOST EQUIPMENT COULD RESULT FROM IMPROPER INSTALLATION.

READ THE INSTALLATION SECTION OF THE MANUAL.

- Use address strapping plugs not jumper wires.
- Insert card only into slots as designated in manual.



0 úu. • ę e.

Preface

This manual provides the information needed to install, operate, maintain, and troubleshoot the PM-1116B core memory manufactured by Plessey Microsystems, Irvine, California.

The reader is assumed to have a basic knowledge of digital computer theory and an understanding of the PDP-11 computer in which the PM-1116B is used.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG NO. | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|-----------|------------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 . | MA 700945 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV _ | SH | EET 0-1 |
| ORM 000021 | | | | |

U

ander Anderson (1997) - Anderson (1997) - Anderson (1997) - Anderson (1997) Anderson (1997) - Anderson (1997) - Anderson (1997) - Anderson (1997) Anderson (1997) - Anderson (19

Contents

SECTION 1 - GENERAL INFORMATION

| | 1.1 | INTRODUCTION | | · · · · · | · · · · | · · · · · · · | 1-1 1-1 1-2 1-2 1-2 1-2 |
|-------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|---------------------------------------|---------|---------------|----------------------------------------|
| | 1.3 | FUNCTIONAL DESCRIPTION | •••• | • • • • | ••• | • • • • • | · · 1-2 · · 1-3 |
| | 1.4 | I.4.1 POWER REQUIREMENTS | • • • | • • • • | • • • | ••••• | · · 1-3 · · 1-5 |
| | | SECTION 2 - INSTALLATION | | | | | |
| | 2.1 | UNPACKING AND INSPECTION | | | | | 2-1 |
| 1000 | 2.2 | ASSEMBLY PART NUMBERS | | | | • • • • • | 2-1 |
| - | 2.3 | MEMORY INSTALLATION | • • • | • • • • | • • • | • • • • • | 2-1 |
| | 2.4 | ADDRESS STRAPPING | | • • • • | • • • | • • • • • | 2-2 |
| | 2.5 | INTERLEAVE OPTION | | • • • • | • • • | • • • • • | 2-2 |
| | | SECTION 3 - FUNCTIONAL DESCRIPT | ION | | | | |
| Non-Sea | 3.1 | INTRODUCTION | | | | | 3-1 |
| | 3.2 | DATA TRANSFER SEQUENCE | | | | | 3-1 |
| | 3.3 | INTERFACE SIGNALS | | | | | 3-3 |
| | 3.4 | MODES OF OPERATION | | | | | 3-3 |
| | | 3.4.1 READ-RESTORE (DATI) | | | • • •′ | | 3-5 |
| | | 3.4.2 READ-PAUSE (DATIP) | | | | | 3-5 |
| | | 3.4.3 CLEAR-WRITE (DATO) | | | | | 3-6 |
| | | 3.4.4 CLEAR-WRITE BYTE (DATOB) | | | | | 3-6 |
| Sectors: | 3.5 | TIMING AND CONTROL | | | | | •• 3-6 |
| | 3.6 | STACK ASSEMBLY | | | • • • | | •• 3-9 |
| | 3.7 | X AND Y CURRENT DRIVE CIRCUITRY | | | | | 3-10 |
| | | 3.7.1 ADDRESS REGISTERS AND DECODERS | | | • • • | | 3-10 |
| | | 3.7.2 CURRENT REGULATOR | | | | | • • 3-10 |
| | | 3.7.3 CURRENT SWITCHES | • • • | • • • • | • • • | | •• 3-10 |
| | 3.8 | DATA LOOP CIRCUITRY | • • • | | • • • | | 3-13 |
| | 3.9 | INHIBIT DRIVERS | • • • | | • • • | • • • • • | •• 3-13 |
| | | | | | | | |
| Т | he inform | ation bereon is the property of PLESSEY MEMORIES IN. | SIZE | CODE IDE | NT NO. | DWG NO. | |
| C d f | ORPORAT oes not co rom this in | ED. Transmittal, receipt, or possession of the information mply, license, or imply any rights to use, sell, or manufacture iformation and no reproduction or publication of it in whole | A | 52648 | | MA 7009 | 45 |
| 0 | r part, sh 1EMORIES | all be made without written authorization from PLESSEY , INC. | SCALE | · · · · · · · · · · · · · · · · · · · | REV | L | SHEET 0-2 |
| FC | RM 0000 | 21 | A A | | | | |

SECTION 4 - THEORY OF OPERATION

| 4.1 | ADDRESS STRAPPING CIRCUIT (SHEET 1) |
|-----|----------------------------------------------|
| 4.2 | MEMORY INITIATE TIMING CIRCUIT (SHEET 1) |
| | 4.2.1 READ HALF CYCLE TIMING |
| | 4.2.2 WRITE HALF CYCLE TIMING |
| | 4.2.3 READ-PAUSE TIMING |
| | 4.2.4 SENSE AMPLIFIER STROBE TIMING |
| 4.3 | BYTE MODE OF OPERATION (SHEETS 1 AND 2) |
| 4.4 | SLAVE SYNC CIRCUIT (SHEET 2) |
| 4.5 | POWER FAIL - DC LOW SIGNAL (DCLOL) (SHEET 2) |
| 4.6 | MEMORY INITILIZE - BUS INITL (SHEET 1) |
| 4.7 | X AND Y CURRENT LOOP (SHEET 2) |
| | 4.7.1 X AND Y CURRENT SOURCE |
| | 4.7.2 X AND Y SINK SWITCHES (SHEET 3) |
| | 4.7.3 X AND Y DRIVE SWITCHES (SHEET 3) |
| 4.8 | DATA LOOP CIRCUIT (SHEET 4) |
| | 4.8.1 INHIBIT DRIVER CIRCUIT (SHEETS 4-7) |
| | 4.8.2 SENSE AMPLIFIER (SHEETS 4-7) |
| | |

SECTION 5 - MAINTENANCE AND TROUBLESHOOTING

| 5.1 | PRINTED CIRCUIT BOARD CLEANING | -1 |
|-----|---------------------------------|----|
| 5.2 | STACK REPAIR | -1 |
| 5.3 | STACK REMOVAL AND INSTALLATION | -2 |
| 5.4 | REPAIRS - GENERAL | -2 |
| 5.5 | PM-1116B INTERNAL TIMING SET-UP | -2 |
| 5.6 | X-Y CURRENT SET-UP | -4 |
| 5.7 | TROUBLESHOOTING PROCEDURE | -5 |
| 5,8 | TROUBLESHOOTING CHART | 5 |

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG | NO. | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|-----|--------|-----|
| does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA | 700945 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | | SHEET | 0-3 |
| ORM 000021 | Å | | | | |

Tables

| Table 1-1: | General Specifications | • • | 1-4 |
|------------|-----------------------------------------------------|-----|--------|
| Table 1-2: | Power Requirements | • • | 1-5 |
| Table 2-1: | Standard Unibus and Modified Unibus Pin Assignments | • • | 2-3 |
| Table 2-2: | Jumper Locations for Memory Strapping | • • | 2-4 |
| Table 2-3: | Power Requirements for Two Interleaved Memories | • | 2-7 |
| Table 3-1: | Memory System Modes of Operation | • | . 3-5 |
| Table 4-1: | Byte Mode Selection | • | . 4-7 |
| Table 4-2: | Byte Mode Functions | • | . 4-9 |
| Table 5-1: | Timing and Control Signal Functions | • | 5-8 |
| Table 5-2: | Strapping Decoder Outputs | • | . 5-9 |
| Table 5-3: | X Sink Decode Chart | • | • 5-11 |
| Table 5-4: | Y Sink Decode Chart | • | . 5-12 |
| Table 5-5: | Drive Switches Decode Charts Read Half Cycle | • | • 5-13 |
| Table 5-6: | Drive Switches Decode Charts Write Half Cycle | • | • 5-14 |

Figures

.1

| | | • | | 2-5 |
|-------------------------------------------------------------------------------|----------------------------------------------------------------------|------------------|--------------|------|
| Figure 2-1: | Interleave Memory Th | ming | | |
| Figure 2-2: | Interleave Instruction | ons | | 2-6 |
| Figure 3-1: | Memory Block Diagram | | | 3-2 |
| Figure 3-2: | Interface Timing Dia | gram | | 3-4 |
| Figure 3-3: | DATI and DATIP Timin | g | | 3-7 |
| Figure 3-4: | DATO and DATOB Timin | g | | 3-8 |
| Figure 3-5: | Address Data Format | | | 3-11 |
| Figure 3-6: | Shared Drive Scheme | | | 3-12 |
| Figure 4-1: | Address Strapping Ci | rcuit | | 4-2 |
| Figure 4-2: | Memory Timing Circui | t | | 4-3 |
| Figure 4-3: | Read Half Cycle Timi | ng | | 4-4 |
| Figure 4-4: | Write Half Cycle Tim | ing | | 4-5 |
| Figure 4-5: | Read-Pause Flip-Flop | | | 4-5 |
| Figure 4-6: | Byte Selection Follo | wing a Read-Paus | se Operation | 4-6 |
| Figure 4-7: | Sense Amplifier Stro | be Timing | | 4-7 |
| Figure 4-8: | Byte Flip-Flop | | | 4-8 |
| - | | | | |
| | | | TNO DWG NO | |
| The information hereon is the proper | ty of PLESSEY MEMORIES IN- | SIZE CODE IDEI | | |
| does not comply, license, or imply any | rights to use, sell, or manufacture | A 52648 | MA 70094 | 5 |
| from this information and no reproduc or part, shall be made without writt | tion or publication of it, in whole en authorization from PLESSEY | SCALE | | |
| MEMORIES, INC. | | JUALL | | 0-4 |

| Figure 4-9: | Byte Circuits |
|--------------|---------------------------------------|
| Figure 4-10: | Slave Sync Circuit |
| Figure 4-11: | DCLO Circuit |
| Figure 4-12: | Memory Initialize Circuit |
| Figure 4-13: | X and Y Read Current Paths |
| Figure 4-14: | X and Y Write Current Paths |
| Figure 4-15: | Typical Current Source |
| Figure 4-16: | X Sink Switch Circuit |
| Figure 4-17: | Shared Drive Circuit |
| Figure 4-18: | Typical Drive Switches |
| Figure 4-19: | Data Loop Circuit |
| Figure 4-20: | Typical Inhibit Driver Circuit |
| Figure 4-21: | Typical Sense Amplifier Circuit |
| Figure 5-1: | Internal Timing Diagram |
| Figure 5-2: | X and Y Current Pulses |
| Figure 5-3: | Interface Lines |
| Figure 5-4: | PM-1116B Timing and Control Chart 5-7 |

| The information hereon is the property of PLESSEY MEMORIES IN- | |
|----------------------------------------------------------------------------|---|
| CORPORATED. Transmittal, receipt, or possession of the information | |
| does not comply, license, or imply any rights to use, sell, or manufacture | |
| from this information and no reproduction or publication of it, in whole | 8 |
| or part, shall be made without written authorization from PLESSEY | C |
| MEMORIES, INC. | 5 |
| | |

| SIZE | CODE IDENT NO. | DWG NO. | |
|------|----------------|-----------|--|
| A | 52648 | MA 700945 | |
| CALE | REV _ | SHEET 0-5 | |





Section 1 General Information

1.1 INTRODUCTION

This manual provides the information needed to install, operate, maintain and troubleshoot the PM-1116B core memory manufactured by Plessey Microsystems, Irvine, California.

The material is arranged into five sections as follows:

Section 1 - GENERAL INFORMATION. This section contains a brief functional description of the PM-1116B and a description of the physical specifications of the memory.

Section 2 - INSTALLATION. This section explains the requirements and procedures for equipment installation. Address selection and memory interleaving are described.

Section 3 - FUNCTIONAL DESCRIPTION. This section contains a detailed functional description of the PM-1116B including addressing, timing and control circuits, drive and sink switches, data loop circuitry, and current source generator.

Section 4 - THEORY OF OPERATION. This section contains a circuit logic description of the PM-1116B memory.

Section 5 - MAINTENANCE AND TROUBLESHOOTING. This section describes maintenance and troubleshooting procedures.

Appendix - The appendix contains the parts list, logic diagrams, and assembly drawing required for a complete understanding of the unit.

1.2 GENERAL DESCRIPTION

The PM-1116B memory has a maximum capacity of 16384 words of 16 bits per word. It is designed to operate in Digital Equipment Corporation (DEC) PDP-11/05, 11/10, 11/35, 11/40 or 11/45 computers.* It can also be mounted in the PDP-11/04 and 11/34 computers with the 10 1/2" or 21" chassis where -15V at 6A minimum is supplied. The PM-1116B cannot be installed in the 5 1/4" chassis PDP-11/04 or 11/34.

* DEC, PDP and Unibus are registered trademarks of Digital Equipment Corporation.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDE | NT NO. | DWG | NO. | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|--------|-----|-------|-------|-----|--|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | 4 | МА | 70094 | 5 | | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | | REV | | | SHEET | 1-1 | |
| FORM 000021 | A | | | .) | | | | |

The PM-1116B may be operated with, or in place of, the DEC model MM11-L in applications where -15V at 6 amps is provided.

1.2.1 CAPACITY

The PM-1116B has a storage capacity of 16384 words of 16 bits per word. The storage capacity of the computer may be expanded by adding more memory modules.

1.2.2 ACCESS TIME

The access time of the PM-1116B is 350ns maximum. Access time is defined as the time from when MSYN initiates the memory cycle to the time when all data lines are stable on the Unibus.

1.2.3 CYCLE TIME

The cycle time of the memory is 900ns maximum. Cycle time is defined as the time from when an MSYN is accepted by the memory to the time when the memory is ready to accept another MSYN.

1.3 FUNCTIONAL DESCRIPTION

The PM-1116B operates in several different modes including full word read-restore and clear-write, byte read-restore and clear-write, and read-pause. These modes are determined by the state of address Bit $A\emptyset\emptyset$ and control lines $C\emptyset$ and Cl. The modes of operation are described in detail in Section 3; a brief description of each mode is contained in the following text.

<u>Read-Restore (DATI)</u>: In this mode the memory reads data at a specified location, presents the data to the Unibus, and then restores the data into its original location.

<u>Clear-Write (DATO)</u>: In this mode the memory clears a specified core location and then writes data from the data bus into that location.

<u>Clear-Write Byte (DATOB)</u>: In this mode the memory performs a read-restore on one byte of data and a clear-write on the other byte of data.

<u>Read-Pause (DATIP)</u>: During the DATIP mode the memory reads data from a specified address and waits for a DATO or DATOB operation. The logic in the memory is set such that the memory will skip the clear cycle of the clear-write operation and proceed to write new data into the location.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO | DWG NO. | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|---------------|-----------|-----------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA 700945 | 5 |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | | SHEET 1-2 |
| FORM 000021 | Å | | | |

1.3.1 INTERFACE SIGNALS

Input signals to the memory are as follows:

| Signal Name | Function |
|-------------|---------------|
| AØØ-A17 | Address Lines |
| DØØ-D15 | Data Lines |
| CØ, Cl | Control Lines |
| MSYNL | Master Sync |
| INIT | Initialize |
| DCLO | DC Power OK |

Output signals from the memory are as follows:

| Signal Name | Function |
|-------------|------------|
| DØØ-D15 | Data Lines |
| SSYN | Slave Sync |

1.4 PHYSICAL SPECIFICATIONS

The PM-1116B memory system assembly consists of an electronics board and a stack assembly. The stack assembly is a 16384 x 16 bit, 3-D, 3 wire (common sense/inhibit) core matrix arranged in a planar configuration of thirty-two 64 x 128 core arrays. The stack assembly also contains decoding diodes; it plugs directly into the back of the electronics card.

The memory assembly occupies only two backplane slots: the electronics card plugs into one slot and the adjacent slot is covered by the stack which does not require backplane connection.

Table 1-1 shows the general specifications of the PM-1116B memory.

| The information hereon is the property of PLESSEY MEMORIES IN- | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|-----------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | 52648 | MA 70094 | 5 |
| or part, shall be made without written authorization from PLESSEY SCALE MEMORIES, INC. | REV _ | | SHEET 1-3 |

| CHARACTERISTIC | SPECIFICATION |
|----------------------------------------------------|-------------------------------------------------------------------------------------------|
| Cycle Time | 900ns |
| Access Time | 350ns |
| Interface Signal Levels: | |
| High (inactive) Low (active) | +2.4V to +5.0V OV to +0.8V |
| Operating Temperature Non-operating Temperature | 0°C to +50°C -40°C to +85°C |
| Operating Altitude Non-operating Altitude | -1000 ft. to +10,000 ft. 40,000 ft. |
| Operating Humidity | 10% to 90% without condensation |
| Mechanical Shock | Housed in its shipping container in accordance with MIL-STD-810B method 516, procedure V. |
| Non-operating Thermal Shock | +25°C per hour maximum |
| Mechanical Dimensions: | |
| Width Depth Thickness | 15.687 inches 8.96 inches 0.78 inches |
| Component Height Limit: | |
| Conductive Non-Conductive | .343 .375 |

Table 1-1: General Specifications

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information | SIZE | CODE IDENT NO. | DWG NO. | | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|----------------|----------|-------|-----|
| does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | A SCALE | 52648 REV | MA 70094 | SHEET | 1-4 |
| FORM 000021 | Ą | | | | |

1.4.1 POWER REQUIREMENTS

The PM-1116B memory module requires the same DC voltages as the DEC MM11-L memory. Table 1-2 shows the voltage and current requirements. The power requirements shown are average and worst-case values for non-interleaved operation at 25° C.

| | | | OPERATING CURRENT | | | | | |
|-------------|-------------|---------|-------------------|--------------|--|--|--|--|
| VOLTAGE | STANDBY | CURRENT | TYPICAL | WORST CASE | | | | |
| +5V -15V | 2.1A .3A | | 2.7A 2.8A | 3.3A 5.3A | | | | |

Table 1-2: Power Requirements

Power for the module is routed via connector pins as follows:

| Voltage | Pins | |
|---------|----------------------------------------|---|
| +5V | CA2, DA2, EA2, FA2 | |
| -15V | CB2, DB2, EB2, FB2 | |
| GND | CC2, DC2, EC2, FC2, CT1, DT1, ET1, FT1 | L |

| SIZE | CODE IDENT NO. | DWG NO. | |
|-------|--------------------|-------------------------------------------|------------------------------------------|
| | | | |
| | 52649 | MA 70094 | 15 |
| | 52040 | MA 70094 | |
| SCALE | REV | | SHEET 1-5 |
| | | | |
| | SIZE A SCALE | SIZE CODE IDENT NO. 52648 SCALE REV | SIZE CODE IDENT NO. DWG NO. SCALE REV |

Section 2

Installation and Operation

This section provides information for the installation and operation of the PM-1116B memory system. It also lists the various options available with the memory and explains their incorporation into the memory systems.

2.1 UNPACKING AND INSPECTION

The PM-1116B memory is shipped in a special packing carton designed to keep the board from vibrating and to give it maximum protection during shipment. The packing carton should be retained in case the memory requires reshipment.

To unpack the memory, remove any packing materials and visually inspect for physical damage. Check all hardware attaching the stack to the electronic board.

2.2 ASSEMBLY PART NUMBERS

The following numbers are used to identify the PM-1116B memory assemblies:

| Assembly Part Number | Assembly |
|----------------------|----------------|
| 700945 | Top Assembly |
| 700944 | Board Assembly |
| 700298-100 | Stack Assembly |

2.3 MEMORY INSTALLATION

The PM-1116B is directly interchangeable with the DEC MM11-L memory and can be plugged directly into the same backplane with or in place of it.

The PM-1116B is also interchangeable with the DEC MM11-C and MM11-D where adequate -15V power is supplied. The PM-1116B can be installed in any Plessey or DEC backplane that provides 6A or more -15V power with standard Unibus or modified Unibus memory connections.

| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC. MA 700945 | The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT N | NO. DWC | NO. | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|--------------|---------|--------|----------|
| or part, shall be made without written authorization from PLESSEY SCALE REV SHEET 2-1 | CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA | 700945 | |
| | or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | RE | V | SH | IEET 2-1 |

FORM 000021

The PM-1116B memory will operate in the following backplane units:

- DEC DD11-D, DD11-C double and single systems unit modified Unibus backplanes including the DD11-D and DD11-C series such as the DD11-PK, DD11-CK, and DD11-DK backplanes.
- PM-Dll/SPC-1 and -2, double and single systems unit modified Unibus backplanes.
- PM-Fll/SPC and Fll/SPC-1, double and single systems unit standard Unibus backplanes.
- PM-Fll double systems unit standard Unibus backplane.

The PM-1116B can be installed in any DEC backplane slot specified for MM11-D, MM11-C or MM11-L memory. For installation in Plessey backplanes refer to the appropriate backplane manual. Unibus pin assignments are listed in Table 2-1. For further installation information, refer to *Memory Installation Guide*, document number 700434.

2.4 ADDRESS STRAPPING

Each memory must be strapped to respond to specific address locations. Since all memory select lines are common on the Unibus address strapping is necessary in order to access only one memory at one time.

The address strapping plug is designated TB1. It is a 16 pin IC socket and is located next to Pl-A interface pin connector on the component side. Pin 1 is at the lower left hand side of the address strapping plug. Table 2-2 shows the jumper locations for memory strapping.

2.5 INTERLEAVE OPTION

The PM-1116B memories can be interleaved to speed data transfer times. This section describes interleaving and explains how to interleave two memories.

The memory, which always acts as a slave, takes approximately 900ns to complete a cycle once accessed. Since the memory is self-contained with address registers data registers and timing & control circuitry, it does not require connection to the Unibus for the entire cycle. Each memory unit attached to the Unibus releases the Unibus in less than 600ns after it has been accessed. The Unibus is then free for exchanging communications between devices, however the memory last accessed is still running and will not respond to a request on the Unibus for another 300ns until it completes its internal cycling.

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | SIZE | CODE IDENT NO | D. DWG MA 70 | NO. 00945 | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|---------------|---------------------------------------|--------------|-----|--|
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | | SHEET | 2-2 | |
| FORM 000021 | Å | • | 2496201001-00010107323232329832983739 | | | |

The information hereon is the property of PLESSEY MEMORIES IN-CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SCALE

52648

MA 700945

REV

SHEET

2-3

.

SIZE

CODE IDENT NO.

DWG NO.

\$

| MEMO | RY CONNECTO | R SECTION 2 | f | | | MEMORY CONNECTOR SECTION B | | | | | |
|------|-------------|-------------|-----|--------------------|-----------|----------------------------|------------|------------|------------------------|-----------|-----------|
| PIN | UNIBUS SI | GNAL NAME | PIN | UNIBUS SIGNAL NAME | | PIN | UNIBUS SI | GNAL NAME | PIN UNIBUS SIGNAL NAME | | |
| NO. | STANDARD | MODIFIED | NO. | STANDARD | MODIFIED | NO. | STANDARD | MODIFIED | NO. | STANDARD | MODIFIED |
| Al | INITL | INITL | A2 | +5V | +5V | | | | A2 | GND | GND |
| Cl | DØØL | DØØL | C2 | GND | GND | | | | C2 | GND | GND |
| Dl | DØ2L | DØ2L | D2 | DØ1L | DØ1L | | | | • | | |
| El | DØ4L | DØ4L | E2 | DØ 3L | DØ 3L | | | | | | |
| Fl | DØ6L | DØ6L | F2 | DØ5L | DØ5L | Fl | ACLØL | ACLØL | F2 | DCLØL | DCLØL |
| Hl | DØ8L | DØ8L | Н2 | DØ7L | DØ7L | Hl | AØ1L | AØ1L | н2 | AØØL | AØØT. |
| Jl | DIØL | DIØL | J2 | DØ9L | DØ9L | J1 | AØ3L | AØ3L | J2 | AØ2L | AØ2L |
| Kl | D12L | D12L | К2 | DIIL | DIIL | KI | AØ5L | AØ5L | к2 | AØ4L | AØ4L |
| Ll | Dl4L | D14L | L2 | DI3L | D13L | Ll | AØ7L | AØ7L | L2 | AØ6L | AØ6L |
| Tl | GND | GND | M2 | D15L | D15L | Ml | aø9l | AØ9L | M2 | AØ8L | AØ8L |
| | | | |] | | NI | AllL | AllL | N2 | AlØL | AlØL |
| MEMO | RY CONNECTO | R SECTION I |) | | | Pl | Al3L | Al3L | P2 | Al2L | A12L |
| - | | | | İ | 9.900 | Rl | Al5L | A15L | R2 | Al4L | Al4L |
| PIN | UNIBUS SI | GNAL NAME | PIN | UNIBUS SI | GNAL NAME | S1 | Al7L | Al7L | S2 | Al6L | A16L |
| NO. | STANDARD | MODIFIED | NO. | STANDARD | MODIFIED | Tl | GND | GND | т2 | ClL | ClL |
| | | | | | | U1 | SSYNL | SSYNL | U2 | CØL | CØL |
| Al | +5V | +5V | A2 | +5V | +5V | V1 | MSYNL | MSYNL | | | |
| Bl | -15V | -15V | B2 | -15V | -15V | | | | | | |
| C1 | GND | GND | C2 | GND | GND | MEMOR | Y CONNECTO | R SECTIONS | С, Е, | & F | |
| | | | К2 | BG7 IN | BG7 IN | | | | | | |
| | | | L2 | BG7 OUT | BG7 OUT | PIN | UNIBUS SI | GNAL NAME | PIN | UNIBUS SI | GNAL NAME |
| | | | M2 | BG6 IN | BG6 IN | NO. | STANDARD | MODIFIED | NO. | STANDARD | MODIFIED |
| | | | N2 | BG6 OUT | BG6 OUT | | | | | | |
| | | | P2 | BG5 IN | BG5 IN | | | | A2 | +5V | +5V |
| | | | R2 | BG5 OUT | BG5 OUT | | | | B2 | -15V | -15V |
| | | | S2 | BG4 IN | BG4 IN | | | | C2 | GND | GND |
| ጥ] | GND | GND | т2 | BG4 OUT | BG4 OUT | T1 | GND | GND | т2 | GND | GND |

NOTE: Unibus signals not connected on the memory are not listed.

Table 2-1: Standard Unibus and Modified Unibus Pin Assignments

.

Å

¥

| | 16K 20K 24K 28K 32K 40K 48K 56K 64K | PLUG NUMBER 700066-136 700066-137 700066-138 700066-139 700066-140 700066-162 700066-163 700066-163 | x | 4-15 X X X X | 4-14 X X X X | 4-13 x x x x x | 4-12 x x x x | 4-11 x x x | 4-10 x x x x | 4-9 X | 2-3 x x x x x x x x x x | 7-8 x x x x x x | 6-7 | 1-2 | 2-7 | 4-5 |
|-------|-------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | 16K 20K 24K 28K 32K 40K 48K 56K 64K | 700066-136 700066-137 700066-138 700066-139 700066-140 700066-162 700066-163 700066-163 | x | x x x x x | X X X | x x x x | x x x x | x x x | x x x | x | x x x x x x x x | x x x x x | | | | · |
| | 20K 24K 28K 32K 40K 48K 56K 64K | 700066-137 700066-138 700066-139 700066-140 700066-162 700066-141 700066-163 700066-142 | X | x | X X X | x x x | x x x | x x x | x x x x | X | x x x x x | x x x x | | | | |
| | 24K 28K 32K 40K 48K 56K 64K | 700066-138 700066-139 700066-140 700066-162 700066-141 700066-163 700066-142 | X | X X | x | x x x | x x x | x x x | x x x | x | x x x x | x x x | | | | |
| | 28K 32K 40K 48K 56K 64K | 700066-139 700066-140 700066-162 700066-141 700066-163 700066-142 | x | x | x | x | x | x x | x x x | x | x x x | x x | | | | |
| | 32K 40K 48K 56K 64K | 700066-140 700066-162 700066-141 700066-163 700066-142 | x | x x | x | x | X | x | x x | x | x x | x | | | | |
| - | 40K 48K 56K 64K | 700066-162 700066-141 700066-163 700066-142 | x | X X | x | x | | | x | | x | | | | | |
| | 48K 56K 64K | 700066-141 700066-163 700066-142 | x | x | x | х | | | | , | | | | | х | |
| | 56K 64K | 700066-163 700066-142 | | | | and the second sec | | | | | x | | x | | | |
| | 64K | 700066-142 | | | | х | | x | | | x | ~ | | | x | |
| | | L | | | | | х | х | х | x | x | | х | | | |
| | 72K | 700066-164 | | | | | | | | x | | | | | х | x |
| | 80K | 700066-143 | x | x | X | х | | | | | | х | | х | | |
| | 88K | 700066-165 | | | x | | х | | | | | | | x | x | |
| | 96K | 700066-144 | | | | | x | x | х | x | | х | | x | | |
| - | 104K | 700066-166 | | x | | | | | х | | | | | x | x | |
| ete] | 112K | 700066-145 | x | х | x | х | | | | | | | x | x | | |
| -] | 120K | 700066-167 | | | | Х. | | х | | | | | | x | x | |
| -] | 128K | 700066-146 | | | | | х | х | х | х | | | х | х | | |
| | | 6K-31K operat | ion, | insta | ll jur | nper N | W1. | See F | igure | 4-1 | • | 2+-039904,2044-04 | an dalar i Higelang | | i dan internet | New York, N |
| | | - 112K - 120K - 128K For 1 | - 112K 700066-145 - 120K 700066-167 - 128K 700066-146 For 16K-31K operat | - 112K 700066-145 X - 120K 700066-167 - 128K 700066-146 For 16K-31K operation, | - 112K 700066-145 X X - 120K 700066-167 - 128K 700066-146 For 16K-31K operation, insta | - 112K 700066-145 X X X - 120K 700066-167 - 128K 700066-146 For 16K-31K operation, install jur | - 112K 700066-145 X X X X - 120K 700066-167 X X - 128K 700066-146 X For 16K-31K operation, install jumper K | - 112K 700066-145 X X X X - 120K 700066-167 X. X. - 128K 700066-146 X X For 16K-31K operation, install jumper W1. X | - 112K 700066-145 X X X X X - 120K 700066-167 X X X X - 128K 700066-146 X X X For 16K-31K operation, install jumper W1. See F | - 112K 700066-145 X X X X X - 120K 700066-167 X. X. X - 128K 700066-146 X. X X For 16K-31K operation, install jumper W1. See Figure | - 112K 700066-145 X X X X Image: Constant Science of the science | - 112K 700066-145 X X X X Image: Constant Science of the second science of th | - 112K 700066-145 X X X X Image: Constant of the second | - 112K 700066-145 X X X X X X - 120K 700066-167 X X X X X X - 128K 700066-146 X X X X X X For 16K-31K operation, install jumper W1. See Figure 4-1. | - 112K 700066-145 X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X | - 112K 700066-145 X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X |

Figure 4-1.

Table 2-2: Jumper Locations for Memory Strapping

| | 0176 | | | | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------|-------|--------------|---------|--------|-----|--|
| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information | SIZE | CODE IDENT N | 10. DWC | G NO. | | |
| does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | ·A | 52648 | MA | 700945 | | |
| MEMORIES, INC. | SCALE | REV | / | SHEET | 2-4 | |
| -ORM 000021 | | | | | | |

Assume that a Unibus master is reading from contiguous locations in memory. The device accesses memory and receives stored data in less than 400ns. The memory releases the Unibus after 600ns but is not ready for the device to read the next address location for another 300ns. The device normally must wait 300ns until the memory completes its cycle. However, if two modules are interleaved the next address location is located in a different memory module. The second memory module is not cycling and therefore ready to accept a request. Thus the device can access the next memory module immediately after the Unibus is released by the first memory. When two memories are interleaved, one responds to all the even locations and the other responds to all the odd locations in an address block.

This arrangement enables the Unibus master to read or write in each memory in 600ns effective cycle time. This means that a device that takes 3 minutes to access an address block without interleaving will take only 2 minutes if that address block is interleaved. Figure 2-1 illustrates the time saving feature of the interleave option.



Figure 2-1: Interleave Memory Timing

Two separate memories of equal capacity must be used for interleaving. Memory cannot be interleaved on the same board. Memories of different speeds or from different sources, such as Plessey or DEC or others, can be used together providing they are of the same capacity.

To enable the 16K interleave option, the least significant word address bit, AØ1, and the most significant address bit, A15, are interchanged on the board, as illustrated in Figure 2-2.

No special address strapping plugs are used with the interleave option. If two memories are to be interleaved from \emptyset to 32K, for example, one memory is assigned the \emptyset -16K address block and the other memory is assigned the 16K-32K block. By interchanging address Al5 and A \emptyset l, one memory is set to respond to odd addresses and the other memory to even addresses.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDEN | IT NO. | DWG NO | • • • • • • • • • • • • • • • • • • • • | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----------|--------|---------|--------------------------------------------|---------------------------------------------------------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | | MA 7009 | 945 | an an taon 2010 ang |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | ſ | REV | | SHEET | 2-5 |

FORM 000021



When memory modules are interleaved, two modules are frequently operating simultaneously causing the power requirement to be increased as shown in Table 2-3.

| VOLTAGE | STANDBY CURRENT* | OPERATING CURRENT |
|---------|------------------|-------------------|
| +5V | 4.2A | 6.ØA |
| -15V | Ø.6A | 8.ØA |

*Standby current must also be supplied for the remaining memories.

Table 2-3: Power Requirements for Two Interleaved Memories

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG | NO. | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|-----|--------|------|-----|
| does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | Α | 52648 | MA | 700945 | | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | | SH | IEET | 2-7 |
| FORM 000021 | | | | | | |

Section 3

Functional Description

3.1 INTRODUCTION

This section describes the operation of the PM-1116B memory system. Figure 3-1 contains an overall block diagram of the system. The diagram shows the relation-ship between the stack, timing and control, addressing, sink and drive switches, current sources and data loop circuits.

3.2 DATA TRANSFER SEQUENCE

This subsection describes the data transfer sequence between the memory and the central processor and I/O devices.

The memory receives commands, address, and data information from the Unibus. The bus master places address and control information on the Unibus lines, waits 150ns to allow for bus delay and memory internal decode delay, and then initiates master sync (MSYNL).

The memory decodes the address information from the bus and if it does not fall within the memory's address, MSYNL is blocked. The memory is not accessed and therefore remains in a stand-by state.

When a memory is selected, it sets its internal memory busy flip-flop to indicate that it is cycling and that it will not accept further commands until its present cycle is completed.

For a read cycle (DATI), when data is available, the memory places the data on the bus and asserts SSYN. After the bus master receives SSYN, it waits 75ns to allow for the maximum bus delay and then strobes data and clears MSYNL. The memory receives the cleared MSYNL and clears SSYN.

After a 75ns delay the bus master removes address and control lines from the bus. The bus is now free and may be taken by another device. All devices must go through the priority arbitration circuit at the processor in order to gain control of the bus.

The memory is still cycling at this point and cannot be accessed until it finishes its present cycle. MSYNL can be asserted while the memory is in cycle. When the memory completes its present cycle, the memory busy flip-flop is reset, enabling the memory to accept another command from the Unibus.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDEN | NT NO. | DWG NO. | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----------|--------|----------|-------|-----|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | | MA 70094 | 5 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | | REV | | SHEET | 3-1 |

FORM 000021



4

ş

ŧ

٦.

-5

For a write cycle (DATO), the memory asserts SSYN after it strobes data from the bus into its data registers. The bus is released but the memory must finish its present cycle before being accessed again.

3.3 INTERFACE SIGNALS

The memory interface signals and their functions are described in the following paragraphs. Interface timing is shown in Figure 3-2.

MASTER SYNC (MSYNL): MSYNL is an input signal which initiates a memory cycle when the following conditions are met:

- Memory is not busy.
- The address falls within the memory block.
- SSYN from the previous cycle has been cleared.

SLAVE SYNC (SSYNL): SSYNL is output from the memory as an acknowledgment to the bus master in response to MSYNL.

<u>DATA LINES ($D\emptyset\emptyset$ L-D15L)</u>: The 16 data lines are used to transfer information between the memory and the master device. Data input to the memory and data output from the memory are transferred on the same lines.

ADDRESS LINES $(A\emptyset\emptyset L-A17L)$: The address lines are used by the master device to select a particular memory location. $A\emptyset\emptyset$, the least significant bit, is used to decode upper or lower byte during a byte mode operation. $A\emptyset1-A14$ are used to decode one location within a 16K address block. Al5-Al7 are used to decode the 16K address block.

<u>DC LINE (DCLO)</u>: This signal emanates from the power supply and is wired from the power connector card slot to the Unibus on all system units. It remains cleared as long as all DC voltages are within specified limits. If an out of tolerance voltage condition occurs, DCLO is asserted by the power supply. The PM-1116B core memory uses the DCLO signal to inhibit further operations.

3.4 MODES OF OPERATION

The two control lines CØ and Cl in conjunction with address bit $A\emptyset\emptyset$ are used to select one of five modes of operation. Table 3-1 shows the five modes. The operational modes are described in the following subsections.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG NO. | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|-----------|-------|-----|--|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | | 52648 | MA 700945 | 5 | | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV _ | | SHEET | 3-3 | |

FORM 000021

| TIME µSEC - AØ - Al7 CØ, Cl MSYN | - o. F | 2 0. | 0 0. | 2 | 0.4 | 0. X | 6 0. | .8 1. | .0 |
|--------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|----------------------------------------------------------------------|---------------------------------------------------------------------------|----------|-------------------|---------|-----------------------------------------------|------------------------------------------------------------------------|-----------|
| SSYN DATI D(- D)5 | | | | | | | NOTE | 1 | |
| MSEL (MBUSY) | - | | ACCESS | TIME -> | CYCLE TI | IME - | | | |
| AØ - A17 CØ, C1 MSYN DATO | | | | NOTE 1 | | | | | |
| DØ - Dlt SSYN | | X | | × | | | | | |
| AØ - A17 CØ, Cl MSYN | | X | | | | | | | |
| SSYN DATIP DØ - D15 | | | | | | | | | |
| MSEL (MBUSY) | | | ļ <i>,</i> | | | | | | |
| CØ, Cl DØ - D15 DATO FOLLOWING DATIP | MSYN SSYN | | | X | | | NOTE 1 OCCUR IN WHI NEXT C WHEN M | : MSYN MAY PRIOR TO 90 CH CASE THE YCLE STARTS SEL GOES LO | Ons W. |
| MSEL | | Figur | e 3-2: Ir | nterface | Timing 1 | Diagra | | | |
| The information hereon is the CORPORATED. Transmittal, does not comply, license, or im from this information and no r | property receipt, or aply any rig | of PLESSEY possession of ghts to use, sel on or publication | MEMORIES IN the information I, or manufacture on of it, in whole | SIZE | CODE IDE 52648 | NT NO. | DWG NO. MA 700945 | | |
| or part, shall be made witho MEMORIES, INC. | out written | authorization | from PLESSEY | SCALE | | REV | | SHEET 3-4 | |
| ORM 000021 | | | | A | | | | | |

| Operation | Command | Contro | l Lines | Address Line |
|-------------------------------------------|---------|--------|---------|--------------|
| | | CØ | C1 | AØ (LSB) |
| Read-restore | DATI | High | High | x |
| Read-pause | DATIP | Low | High | x |
| Clear-write | DATO . | High | Low | x |
| Clear-write byte Ø Read-restore byte l | datob ø | Low | Low | High |
| Clear-write byte l Read-restore byte Ø | DATOB 1 | Low | Low | Low |

NOTES: 1. High state is defined as inactive state (+2.V to +5V). Low state is defined as active state (0V to +0.8V).

2. DATIP command must be followed by DATO or DATOB.

3. X indicates that the value is irrelevant.

Table 3-1: Memory System Modes of Operation

3.4.1 READ-RESTORE (DATI)

This is a conventional read-restore cycle. During the first half cycle, the memory reads the data from the selected core location and transfers it to the data bus; it then restores the data back into the same memory location during the write half cycle. This last step is necessary because the core memory is a destructive read-out device. During the read half cycle, the memory strobes the data from the selected location into its data registers and then puts it on the Unibus data lines. During the second part of the cycle, write half cycle, the memory restores the data back into the same memory location from the data registers.

3.4.2 READ-PAUSE (DATIP)

In this mode, the memory performs only the read half cycle and then pauses until accessed again. Since the data is destroyed whenever the memory reads from a particular memory location, it must be restored. However, sometimes it is not advantageous to restore the information immediately after reading because the same memory location is going to have new data written into it. By performing a read-pause cycle followed by a write cycle, the restore (write) half cycle from the first cycle and the clear (read) half cycle of the preceding cycle are bypassed. This decreases the total memory cycle by a factor of two. Because no restore cycle is used a read-pause cycle must always be followed by a write cycle (DATO or DATOB) on the same address location or the data will be destroyed.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDEN | NT NO. | DWG NO. | | • |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----------|--------|-----------|---------|-----|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | | MA 700945 | 5 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | | REV - | | SHEET 3 | 3-5 |

FORM 000021

3.4.3 CLEAR-WRITE (DATO)

This is a conventional clear-write cycle. The memory first performs the clear half cycle to clear the selected cores. This clear operation is identical to a read operation except that the data is not read. (Sense amp strobe is inhibited.) The memory then strobes data from the Unibus data lines into its data register, and performs the write half cycle. Whenever a clear-write (DATO) follows a read-pause (DATIP), the memory skips the clear half cycle and proceeds immediately with the write half cycle.

3.4.4 CLEAR-WRITE BYTE (DATOB)

The Unibus master under certain conditions may wish to write new data onto one byte only. The memory executes this request by performing a read-restore on one byte and a clear-write on the other byte.

The clear-write byte cycle is similar to a clear-write cycle except that one byte is transferred from the data bus into the memory data register instead of the full two byte word.

Address bit $A\emptyset\emptyset$ determines if the lower byte (D \emptyset -D7) or the upper byte (D8-15) is to be transferred. A read-restore cycle is performed on the unselected byte, but the memory does not transfer the data onto the Unibus.

3.5 TIMING AND CONTROL

The master sync command (MSYNL) from the Unibus initiates the read timing for the memory card. Normally read timing is followed by write timing except for the cycle following a read-pause mode where only write timing is generated.

Timing for read and write cycles is shown in Figures 3-3 and 3-4. Timing and control functions for the various modes of operation are explained in the following:

Read-Restore Cycle (DATI)

- 1. Read timing followed by write timing is generated.
- Data registers (CLRØ and CLR1) are cleared at the beginning of the cycle.
- 3. Sense amplifier strobes are generated for both bytes.
- 4. Slave sync pulse (BUS SSYNL) is sent to the processor at sense amplifier strobe timing.
- 5. Data out is strobed onto the Unibus for both bytes.

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture | | CODE IDE | ENT NO. | DWG | NO. | | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|---------|------|--------|------|-----|--|
| from this information and no reproduction or publication of it, in whole | | 52648 | | MA ' | 700945 | | | |
| MEMORIES, INC. | SCALE | | REV | | S | HEET | 3-6 | |





雷

Read-Pause Cycle (DATIP)

- 1. Read timing is generated.
- 2. Data registers are cleared.
- 3. Sense amplifier strobes are generated for both bytes.
- 4. Slave sync is sent at sense amp strobe timing.
- 5. Pause flip-flop is set and data out is strobed onto the Unibus.

Clear-Write Cycle (DATO)

- 1. Read timing followed by write timing is generated.
- 2. Data registers are cleared.
- 3. Data is loaded from the data bus into the memory data registers for both bytes.
- 4. Slave sync is sent after the data registers are loaded from the data bus.

Clear-Write Byte (DATOB)

- 1. Read timing followed by write timing is generated.
- 2. Data registers are cleared.
- 3. Address bit $A\emptyset\emptyset$ is examined. Byte flip-flop is set depending on the state of $A\emptyset\emptyset$.
- 4. Data is loaded into the data registers only for the byte that performs the clear-write.
- 5. Slave sync is sent after the data registers have been loaded.
- 6. Sense amp strobe is generated but is inhibited for the byte that performs a clear-write.

Operation Following A Read-Pause Cycle

- 1. Write timing is generated.
- 2. Slave sync is sent at the beginning of the cycle with CLK2H.
- 3. Pause flip-flop is reset.
- 4. In byte mode, the data that was read during the previous read-pause cycle is restored to only one byte while the memory performs a write on the other byte.

3.6 STACK ASSEMBLY

The PM-1116B stack assembly is a 16384 x 16 bit 3-D, 3-wire (common sense/ inhibit) core matrix arranged in a planar configuration of thirty two 64 x 128 core arrays. The stack assembly, which also contains decoding diodes, plugs directly into the back of the memory card to form the memory card assembly.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO | DWG NO. | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|---------------|----------|-----------|--|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA 70094 | 5 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | - | SHEET 3-9 | |
| FORM 000021 | Å | | | | |

Each dimension carries 8 drive and 16 sink switches with two diodes per line. There are two sense/inhibit lines for each bit. Each sense/inhibit line threads through 8192 cores for a total of 16384 cores.

The sense/inhibit lines are terminated with two 150 ohm resistors to ground at the sense amplifier and 75 ohms at the inhibit switch. The array is driven with positive Y and negative X current during a read operation and with negative Y, positive X and negative inhibit current during the write operation. This arrangement of the core array permits the "shared drive" scheme used with the PM-1116B memory. This minimizes the number of components used and thus improves the system reliability. See subsection 3.7.3 for more details.

3.7 X AND Y CURRENT DRIVE CIRCUITRY

The X and Y current drive scheme used in the PM-1116B memory card may be broadly divided into three basic sections:

- Address registers and decoders
- Current regulators
- Current switches

3.7.1 ADDRESS REGISTERS AND DECODERS

The address registers store the address information from the Unibus address lines BUS A $\emptyset\emptyset$ through BUS Al7. This information is available at the beginning of each cycle. The address registers retain this information until the beginning of another cycle in the memory.

The address decoders convert the address information in the address registers to actual core locations as seen by the memory. However, address bit $A\emptyset\emptyset$ is used only for selection of byte \emptyset or byte 1 during a byte mode (DATOB) and is not used for memory address locations.

Figure 3-5 shows the data format for the address word. Address bits A \emptyset 1, A \emptyset 2 and A \emptyset 3 are used to select one of eight Y drive switches and address bits A \emptyset 7, A \emptyset 8, A \emptyset 9, and Al4 are used to select one of sixteen Y sink switches. Address bits A \emptyset 4, A \emptyset 5, and A \emptyset 6 are used to select one of eight X drive switches and address bits Al \emptyset , All, Al2, and Al3 are used to select one of sixteen X sink switches.

When the memory system is interleaved, address bit Al5 is interchanged with address bit AØl at the input of the memory board. Since address bit AØl is the least significant bit for address locations, it serves as a mean to locate all even address locations in one memory and all odd address locations in another memory.

| e information hereon is the property of PLESSEY MEMORIES IN- RPORATED. Transmittal, receipt, or possession of the information | SIZE | CODE IDENT NO. | DWG NO. | | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|----------|-------|-----|
| does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | | 52648 | MA 70094 | 5 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | | SHEET | 3-1 |
| ADDRESS BLOCK | Y SINK | | X SIN | ĸ | i internet internet | Y | SIN | IK I | x | DRIVI | E L | Y | DRIVI I | 2 | в |
|------------------|-----------|-----|-------|------|---------------------|------|-------|---------|--------|-------|--------|----|------------|---|---|
| 17 16 15 | 5 14 | 13 | 12 | 11 | 1ø | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | ø |
| ADDRESS H | BLOCK | can | Selec | ts o | ne l | 6K a | addre | ess b | olock | • | | | | | |
| Y SINK | | | Selec | ts o | ne o | f si | ixtee | en Y | sink | swit | ches | 5. | | | |
| X SINK | | | Selec | ts o | ne o | f si | ixtee | en X | sink | swit | ches | 5. | | | |
| X DRIVE | | - | Selec | ts o | ne o | f ei | lght | X dr | cive : | swite | hes. | | | | |
| Y DRIVE | | - | Selec | ts o | ne o | f ei | lght | Y dr | rive : | swite | hes. | | | | |
| В | | - | Byte | sele | ct f | or h | oyte | mode | e ope | ratio | ons. | | | | |

Figure 3-5 : Address Data Format

3.7.2 CURRENT REGULATOR

The current regulator section consists of the two regulated current sources + I STAB and - I STAB. Both sources drain current from +20V supply and sink to ground (OV). The +I STAB source is used to drive positive current into the stack required by Y-read and X-write operations. Both + I STAB and - I STAB sources are regulated against a common reference voltage that is controlled by a thermistor which changes its resistance with temperature changes and causes the drive currents to compensate for the changes in temperature. The drive current is factory set at 385ma at $25^{\circ}C$.

3.7.3 CURRENT SWITCHES

The current switches may be functionally separated into two categories; the drive switches and the sink switches. However, all the current switches (including the inhibit switches) used in the PM-1116B memory system are similar in electrical design. They contain a floating transformer coupled transistor as the switch. The decoders, when activated by the timing pulses, draw current through the primary winding which induces current in the secondary winding across the base/emitter of the transistor causing it to turn on.

One unique feature of the drive organization is the "shared-drive" scheme. In this design approach, the current switch that drives Y read current pulse is also used to drive Y write current pulses. Thus, by using the "shared-drive" scheme, the memory uses only half the drive switches that are used by the conventional design approach. The "shared-drive" scheme is illustrated in Figure 3-6.

The information hereon is the property of PLESSEY MEMORIES IN-CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

| SIZE | CODE IDE | NT NO. | DW | G NO. | | | | |
|------|----------|--------|----|--------|-------|------|-------|--|
| A | 52648 | | MA | 700945 | 5 | | * | |
| CALE | | REV | | | SHEET | 3-11 | | |

READ HALF CYCLE



FORM 000021

3.8 DATA LOOP CIRCUITRY

The data loop circuitry consists of the receiver, data register, sense amplifier, inhibit driver and output driver. The description of the timing signals for the data loop is contained in Section 4.

The PM-1116B core stack contains two 8K sense/inhibit loops for each bit. This makes it necessary to decode which sense/inhibit loop is being accessed. In order to accomplish this, each 8K sense loop is connected to its own sense amplifier and inhibit driver. Address bit Al4 is used to decode between the upper and lower 8K sense/inhibit loops.

During a clear-write cycle, the data registers are first reset, then data is strobed in from the Unibus. For the second half cycle, the memory performs a write with the data in the data registers controlling the inhibit drivers. If a \emptyset is to be written, the inhibit driver is turned on. The inhibit current opposes the Y write current thereby leaving the core in its cleared state (\emptyset state). If a 1 is to be written, the inhibit driver is turned off causing a full current pulse to be applied to the core, switching it to the one state. Data registers are reset at the beginning of each cycle except the cycle following a read-pause cycle.

The sense amplifier IC is referenced to a specific threshold voltage (VTH) and when the timing strobe is applied, it will cause its output to set to either a one or a zero. A zero output which did not exceed the threshold voltage during the strobe timing will leave the data register in the reset state. A one signal will exceed the threshold voltage thereby setting the data register.

The threshold voltage for the sense amplifier IC is approximately 18 millivolts and is generated by the resistor voltage divider network from the +5V supply.

3.9 INHIBIT DRIVERS

The basic function of the inhibit drivers is to supply half current pulse at the selected core location such as to oppose the Y current pulse and thereby inhibit the core from switching.

In order for the inhibit driver to counteract the write-pulse current, inhibit current must pass through the selected core in the same direction as the read current pulse.

The inhibit drivers circuits used in the PM-1116B memory system are floating transformer coupled transistor switches. Primary current flows in the transformer only when the data register is in its reset state (\emptyset state) when inhibit timing signal is activated.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDEN | NT NO. | DWG NO. | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|------|--------------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | | MA 70094 | 5 | | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | | REV | her and the set of the | SHEET | 3-13 | |
| FORM 000021 | Å | | | | | | Table Longer |



Section 4

Theory of Operation

This section describes the logic diagrams for the PM-1116B memory. Appendix C contains the logic diagrams which are referenced by sheet number at the beginning of each subsection.

4.1 ADDRESS STRAPPING CIRCUIT (SHEET 1)

Master sync (BUS MSYNL) from the processor initiates the memory cycle. The memory can respond to a BUS MSYNL only if it is strapped to the address block addressed by the processor.

Address strapping plug TBl is used to strap the memory to the address blocks. Table 2-2 shows the jumper configurations for plug TBl.

The address strapping circuit is shown in Figure 4-1.

Address lines Al3-Al5 are decoded by decoder Ul4. Address blocks up to 32K are decoded in 4K increments. Address blocks up to 64K may be decoded in 8K increments. To enable the decoding up to 64K, cut the etch from N to M and add a jumper from N to P.

Processors that do not have the memory management option can address 32K words. The top 4K word locations are reserved for peripheral and register addresses and the user has only 28K of program instead of the full 32K.

31K Option

The PM-1116B provides the user with the option to reserve 1K of memory for I/O instead of the normal 4K. To enable this option, the Wl jumper must be installed as shown in Figure 4-1 and the memory strapped as 16K-32K. This allows the memory to respond to addresses between 16K and 31K instead of between 16K and 28K. No I/O devices may be assigned addresses between 28K and 31K; only the upper 1K from 31K to 32K may be used.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO | DWG NO. | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|---------------|-----------|-----------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | Α | 52648 | MA 700945 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | | SHEET 4-1 |
| FORM 000021 | Å | | | |

000021 лс Õ Ë hts of 8 ion of rma mõ L ON C N r 52648 CODE IDENT REV . NO. DWG MA 700945 NO SHEET 4-2

ě



NOTE: For strapping plugs 700066-162 through 600077-167. Remove jumper from N to M and install between N to P.

ą.

NOTE: Insert Wl for 31K operation. For 56K-72K operation remove jumper between R and S and install between S and T. Use 700066-164 strapping plug.

* Also install 1K +5%, 1/4 W resistor between U19-4 and U3-8 (+5V).

Figure 4-1: Address Strapping Circuit

4.2 MEMORY INITIATE TIMING CIRCUIT (SHEET 1)

All timing signals are generated by CLKlH and CLK2H. Figure 4-2 shows the timing circuit.



Figure 4-2: Memory Timing Circuit

When the bus master initiates a master sync pulse, if the memory is strapped to the memory block addressed by the processor, and if the slave sync signal is cleared (SSYNC flip-flop is reset), and if the memory is not cycling (memory busy flip-flop is reset, \overline{Q} output = high) then U19 output goes low.

Ul9 output causes memory busy flip-flop U20 to go low. After a four gate delay Ul9 input is set low forcing its output back to a high forming clock pulse CLK1H. CLK2H is formed by the trailing edge of CLK1H.

The memory busy flip-flop U20, sheet 1/3C is set at the beginning of the cycle at U20-10. Once U20 is set, it will block the memory at U19-5 to inhibit any further access into the memory until the cycle is complete. U20-11 resets U20 flip-flop at the end of the cycle. The function of the four inverters (U15-74HØ4) from U20-8 to U19-5 is to create a time delay for the width of the clock pulse CLK1H at U22-4.

| The information hereon is the property of PLESSEY MEMORIES IN- |
|----------------------------------------------------------------------------|
| CORPORATED. Transmittal, receipt, or possession of the information |
| does not comply, license, or imply any rights to use, sell, or manufacture |
| from this information and no reproduction or publication of it, in whole |
| or part, shall be made without written authorization from PLESSEY |
| MEMORIES, INC. |
| |

SIZE CODE IDENT NO. DWG NO. 52648 MA 700945 SCALE REV _____SHEET 4-3

FORM 000021

4.2.1 READ HALF CYCLE TIMING

The read half cycle timing source is shown in Figure 4-3. Read half cycle timing is initiated by CLK1H for each memory cycle except the cycle following a read-pause (DATIP). A DATIP cycle must always be directly followed by a write cycle or a write byte cycle on the same address.





One shot (U24) output RTH is lab set to 300ns.

4.2.2 WRITE HALF CYCLE TIMING

Write half cycle timing is shown in Figure 4-4. One-shot U26 output WTH is lab set to 300ns. Write timing is followed by either read timing (PAUSEL = high) or by CLK2H (PAUSEH = high).

| The information | hereon is the p | roperty of PL | ESSEY ME | MORIES IN |
|-------------------|-------------------|----------------|---------------|----------------|
| CORPORATED. | Transmittal, rec | eipt, or posse | ssion of the | information |
| does not comply, | license, or imply | any rights to | use, sell, or | manufactur |
| from this inform | ation and no rep | roduction or p | ublication o | f it, in whole |
| or part, shall be | made without | written autho | prization fro | m PLESSEN |
| MEMORIES, INC | | | | |

| SIZE | CODE IDEN | NT NO. | DW | G NO. | - | | |
|------|-----------|--------|----|--------|-------|-----|--|
| A | 52648 | | MA | 700945 | | | |
| CALE | | REV | | | SHEET | 4-4 | |



Figure 4-4: Write Half Cycle Timing

4.2.3 READ-PAUSE TIMING

Read-pause timing is generated as function of the read-pause flip-flop as shown in Figure 4-5.





| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDE | NT NO. | DWG NO. | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|--------|-----------|-----------|------------------------------------------------------------------------------------------------------------------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | | MA 700945 | 5 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | | REV | | SHEET 4-5 | |
| FORM 000021 | 1 | | | | | and the second |

U20 is a D-type positive edge flip-flop. During read-pause mode (CØFH and ClFL both high), PAUSEH output at pin 5 of U20 is set high by the trailing edge of the CLK2L timing pulse. The trailing edge of CLK2L occurs 130ns after TØ (see internal timing diagram, Figure 5-1). The pause flip-flop is reset at the trailing edge of CLK2L for all modes except read-pause.

During the read-pause cycle, end of cycle one-shot U24-2 triggers 360ns after time TØ with PAUSE high at the trailing edge of RTH. See schematic diagram 700295, sheet 1/B3.

For the cycle following a read-pause, the pause flip-flop does the following:

- Inhibits read-timing (U24-9)
- Enables write timing with CLK2H (U21-9)
- The end of cycle reset one-shot U24-2 is triggered 130ns after time TØ with RTH high and PAUSEH low.
- During a byte mode operation, clear data register pulse (CLRØL or CLRLL) is inhibited or enabled depending upon the state of address bit Ø as shown in Figure 4-6.
- PAUSEL = low (U32-5 sheet 2/6B) inhibits X and Y sink switches from turning on with CLK1H. Since read timing is also inhibited X and Y sink switches turn on with WTL (U11-9).



Figure 4-6: Byte Selection Following a Read-Pause Operation

4.2.4 SENSE AMPLIFIER STROBE TIMING

Sense amplifier strobe is generated as shown in Figure 4-7.

| The information hereon is the property | of PLESSEY MEMORIES I | N- |
|-------------------------------------------|----------------------------------|----|
| CORPORATED. Transmittal, receipt, or | r possession of the information | on |
| does not comply, license, or imply any ri | ights to use, sell, or manufactu | re |
| from this information and no reproducti | on or publication of it, in who | le |
| or part, shall be made without written | n authorization from PLESSE | Y |
| MEMORIES, INC. | | |

| SIZE | CODE IDEN | NT NO. | DWG NO. | | |
|-------|----------------------------|--------|----------|-------|-----|
| Α | 52648 | | MA 70094 | 5 | |
| SCALE | e Selection (Selection) | REV | - | SHEET | 4-6 |



Figure 4-7: Sense Amplifier Strobe Timing

SAS is inhibited in clear-write mode when CØFH and ClFL are both high. It is enabled for all other modes. The pulse width of the strobe is a function of Rl4 and Cl5. Strobe timing is a function of Cl3 and variable resistor Rl1. The sense amplifier strobe is set with reference to the X read pulse measured at the stack input.

4.3 BYTE MODE OF OPERATION (SHEETS 1 AND 2)

The two byte modes of operation are generated as shown in Table 4-1.

| MODE | CONTROL CØ | LINES Cl | ADDRESS BIT ØØ | FUNCTION |
|---------|---------------|-------------|-------------------|-------------------------------------------|
| datob Ø | L | L | Н | Clear-Write Byte Ø Read-Restore Byte l |
| DATOB 1 | L | L | L | Clear-Write Byte l Read-Restore Byte Ø |

NOTE: All signal levels are measured at the Unibus.

Table 4-1: Byte Mode Selection

Byte \emptyset is defined as data bits D \emptyset -D7. Byte 1 is defined as data bits D8-D15.

| The information | hereon is th | e property | of PLESSEY | MEMORIES IN- |
|-------------------|----------------|--------------|------------------|-------------------|
| CORPORATED. | Transmittal, | receipt, or | possession of | the information |
| does not comply, | license, or in | nply any rig | hts to use, sell | , or manufacture |
| from this inform | ation and no | reproductio | n or publicatio | n of it, in whole |
| or part, shall be | e made witho | out written | authorization | from PLESSEY |
| MEMORIES, INC | 2. | | | |
| | | | | |

| SIZE | CODE IDE | NT NO. | DWG | i NO. | 15. ang | | 1.00 | 122 |
|-------|----------|--------|-----|-------|-----------------------------------------------------------------------------------------------------------------|-----|------|-----|
| A | 52648 | | MA | 70094 | 15 | | | |
| SCALE | | REV | | | SHEET | 4-7 | | ·. |



Figure 4-8 illustrates the byte flip-flop.

The byte circuit operates as follows:

For all modes other than byte mode, clear and preset inputs of Ul6 flip-flop are set low (BYTEL = high). O and Q outputs of byte flip-flop are both high (BYTE \emptyset H = high and BYTE 1H = high). Byte circuits are shown in Figure 4-9.





Figure 4-9: Byte Circuits

During non-byte operation both sense amp strobes are enabled (BYTEØH and BYTELH = high). BYTEL = high enables the slave sync flip-flop which is set by CLK2H with BUS ClL = Cl = high. Also during byte mode, the clear and preset inputs of Ul6 flip-flop are high.

Table 4-2 illustrates the various functions of the byte mode cycle.

| MODE | FUNCTIONS |
|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DATOB Ø | 1. SAS for byte \emptyset is inhibited. |
| CLEAR-WRITE BYTE | 2. SAS for byte 1 is enabled. 3 Load data byte $(I \cup D(H))$ enabled |
| Character bills p , | 4. Load data byte 1 (LD1H) inhibited. |
| READ-RESTORE BYTE 1 | 5. For the cycle following a read-pause only: |
| | clear data register byte \emptyset (CLR \emptyset) enabled and clear data register byte 1 (CLR1) inhibited. |
| DATOB 1 | 1. SAS for byte \emptyset is enabled. |
| CLEAR-WRITE BYTE 1, | SAS IOF Byte I IS INHIBITED. Load data byte Ø (LDØH) inhibited. Load data byte 1 (LD1H) enabled. |
| READ-RESTORE BYTE Ø | 5. For the cycle following a read-pause only: clear data register byte \emptyset (CLR \emptyset) is inhibited and clear data register byte 1 (CLR1) is enabled. |

Table 4-2: Byte Mode Functions

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | SIZE | CODE IDENT NO. | DWG NO. | a Barangaran Tabu | an ing mang | an an tao 181 |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|----------------|------------------|----------------------|-------------|---------------|
| | A | 52648 | MA 700945 | 5 | | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV _ | | SHEET | 4-9 | |
| FORM 000021 | . . . | | an an tha an tha | | | u Andra da |

4.4 SLAVE SYNC CIRCUIT (SHEET 2)

Slave sync is an acknowledgement pulse from the memory to the processor in response to a master sync pulse.

Slave sync circuit is shown in Figure 4-10.



Figure 4-10: Slave Sync Circuit

Ul6 is a D-type positive edge triggered flip-flop. It is set with sense amplifier strobe during a read-restore (DATI) or a read-pause (DATIP) when BYTEL = high and SAS is enabled. During a clear-write (DATO) or a clear-write byte (DATOB) it is set at the beginning of the cycle with CLK2H. (See internal timing diagram Figure 5-1.)

The slave sync flip-flop is reset each cycle with the trailing edge of master sync pulse. U23 output driver is an open collector driver SN7438.

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | SIZE | CODE IDEI | NT NO. | DWG NO. | | | <u>esterne</u> |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----------|--------|---------------------|-------|------|----------------|
| | Α | 52648 | | MA 7009 | 45 | | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | | | REV _ | ensino : | SHEET | 4-10 | |
| EQ.BM 000021 | A | | | | | | |

4.5 POWER FAIL - DC LOW SIGNAL (DCLOL) (SHEET 2)

BUS DCLOL signal is the Unibus power fail indicator. It remains high (+5V) as long as all power supplies (processor and peripherals) are within their specified limits. It will go low (OV) whenever DC voltages are out of their specified limits. This line is wired on the Unibus. DCLOL is also used during power on sequence to inhibit the memory from starting the cycle before all the DC voltages are within their specification.

DCLOL circuit is shown in Figure 4-11.



When the memory power supply is first turned on, BUS DCLOL line is held at ground level (\emptyset V). It remains at this level until both the +5V and the -15V supplies are within their specifications.

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SIZE | CODE IDE | NT NO. | DWG | NO. | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|--------|-----|--------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | | 52648 | | MA | 700945 | | |
| | SCALE | | REV | - | SHEET | 4-11 | |
| FORM 000021 | Å | | | | | | Protection and Contract of Con |

BUS DCLOL = low inhibits current path from the Y sink switches to the -15V supply during read half cycle (YR-RTN) and to the +5V supply during write half cycle (YW-RTN). It also blocks the X sink switches to the +5V supply during read half cycle (XR-RTN) and to the -15V supply during write half cycle (XR+RTN).

BUS DCLOL low forces address strapping decoder IC (U14-12) high. This blocks memory initiate gates U19-6 and U13-11 blocking the memory from responding to any further commands from the Unibus.

4.6 MEMORY INITILIZE - BUS INITL (SHEET 1)

The BUS INITL Unibus signal is a memory reset pulse from the processor. Memory path is illustrated in Figure 4-12.



INITL = low for reset

Figure 4-12: Memory Initialize Circuit

4.7 X AND Y CURRENT LOOP (SHEET 2)

Figure 4-13 contains a block diagram of the X and Y read current loop. Figure 4-14 contains a block diagram of the X and Y write current loop. The main elements of the current loop are the current source, X and Y sink and drive switches and balun transformers.

Read Current Path

During the read half cycle, the half current pulse for the selected X line flows from the -15V supply through the XR+YW current source (Q16-Q19). The path continues through one of eight drive switches (QU12, QU13) which is decoded using address bits A \emptyset 1, A \emptyset 2, and A \emptyset 3. The selected line CC \emptyset -CC7 enters the stack at E41-E48. The path exits the stack at one of sixteen X sink switches XS \emptyset -XS15 (E1-E16) which is decoded using address bits A1 \emptyset , A11, A12, and A13.

| The information | hereon is the p | roperty of PL | ESSEY MEM | ORIES IN |
|-------------------|-------------------|-----------------|-----------------|------------|
| CORPORATED. | Transmittal, rec | eipt, or posses | sion of the i | nformatio |
| does not comply, | license, or imply | any rights to | use, sell, or m | nanufactur |
| from this informa | ation and no rep | roduction or pu | ublication of i | t, in whol |
| or part, shall be | made without | written author | rization from | PLESSE |
| MEMORIES, INC | | | | |

| SIZE | CODE IDE | NT NO. | DW | G NO. | | | |
|-------|----------|--------|----|--------|-------|------|--|
| A | 52648 | | МА | 700945 | 5 | | |
| SCALE | | REV | | | SHEET | 4-12 | |



.



The current path completes its circuit through read switch XR-RTN (QU1,5,7) and the X-Y balun transformer (TU12,13,14) to the +5V supply.

The half current pulse for the selected Y line flows from the +5V supply through the YR+XW current source (Qll-Ql4). The path continues via one of eight drive switches (QU10 and QU11) which is decoded using address bits AØ4, AØ5, and AØ6. The selected line CAØ-CA7 enters the stack at E33-E40. The path exits the stack at one of sixteen Y sink switches YSØ-YS15 (E16-E32) which is decoded using address bits AØ7, AØ8, AØ9, and Al4. The current path completes its circuit through read switch YR-TRTN (QU1,8,10) and the X-Y balun transformer (TU2,10,9) to the -15V supply.

Write Current Path

During the write half cycle, the half current pulse for the selected X line flows from the +5V supply through the YR+XW current source (Q11-Q14). The path continues through one of eight drive switches (QU10 and QU11) which is decoded using address bits A \emptyset 1, A \emptyset 2, and A \emptyset 3. The selected line CA \emptyset -CA7 enters the stack at E41-E48. The path exits the stack at one of sixteen X sink switches XS \emptyset -XS15 (E1-E16) which is decoded using address bits A1 \emptyset , A11, A12, and A13. The current path completes its circuit through write switch XW+RTN, QU1-1-3 and the X-Y balun transformer (TU2-10-9) to the -15V supply.

The half current pulse for the selected Y line flows from the -15V supply through the XR-YW current source (Q16-Q19). The path continues via one of eight drive switches (QU1 and QU13) which is decoded using address bits AØ4, AØ5, and AØ6. The selected line CCØ-CC7 enters the stack at E41-E48. The path exits the stack at one of sixteen Y sink switches YSØ-YS15 (E17-E32) which is decoded using address bits AØ7, AØ8, AØ9, and A14. The current path completes its circuit through write switch YW-RTN (QU1-12-14) and the X-Y balun transformer (U2-14-13) to the +5V supply.

4.7.1 X AND Y CURRENT SOURCE

The current source circuits provide the read and write half currents for the selected X and Y lines. Optimum core switching requires current pulses of precise amplitude, shape and duration. X and Y current amplitude is factory set to 385mA at 25°C with a time duration of 300ns.

Figure 4-15 shows a typical current source. Current flows from -STAB through balun transformer Tl via Q7-Q12 to the -15V supply. When XR-YWH goes low it causes Q6 and Q5 to go on and Q7 off. This inhibits any current from flowing through Q8-Q12. XR+YWH signal high causes Q6 and Q5 to turn off and Q7 to turn on. This turns on Q8-Q12.

The information hereon is the property of PLESSEY MEMORIES IN-CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

| SIZE | CODE IDENT NO | D. DWG NO. | 2 - 2 - 2 - 2 - 2 - 2 - 2 | a gara da series de la |
|-------|---------------|------------|---------------------------|------------------------|
| A | 52648 | MA 70094 | 5 | |
| SCALE | REV | | SHEET 4-15 | |

FORM 000021

Current amplitude is controlled by transistors Q1-Q4. Thermistor RT controls current flow to compensate for any temperature variation at the memory card. Resistor R1 controls current flow through both current sources. Resistor R2 controls current flow through transistors Q7-Q12.



Figure 4-15 Typical Current Source (X Read + Y Write)

4.7.2 X AND Y SINK SWITCHES (SHEET 3)

The PM-1116B contains 16 X sink switches designated XSØ-XS15 and 16 Y sink switches designated YSØ-YS15.

The 16 X sink switches together with 8 drive switches select one of 128 X lines. The 16 Y sink switches together with 8 drive switches select one of 128 Y lines. The X and Y sink switch circuits are identical. A typical sink switch circuit is shown in Figure 4-16.

| The information hereon is the property of PLESSEY MEMORIES IN- | 512 |
|----------------------------------------------------------------------------|------|
| CORPORATED. Transmittal, receipt, or possession of the information | |
| does not comply, license, or imply any rights to use, sell, or manufacture | |
| from this information and no reproduction or publication of it, in whole | |
| or part, shall be made without written authorization from PLESSEY | SCA |
| MEMORIES, INC. | 1007 |

| SIZE | CODE IDE | NT NO. | DWG | NO. | | | |
|-------|----------|--------|------|--------|--------|------|------------------------------------------|
| A | 52648 | | MA 7 | 700945 | , , | | |
| SCALE | | REV | | - 17 | SHEET | 4-16 | an a |

-



Figure 4-16: X Sink Switch Circuit

A 74145 address decoder is used to decode one of sixteen X or Y sink switches. When one of the X sink switches is selected, the primary winding of transformer Tl is grounded. This causes current to flow from the +5V supply through a 47 ohm current limiting resistor and through the primary winding of Tl to ground. This causes Ql to be turned on.

During the read half cycle, current sinks in the negative direction from the stack through CR3, Q1 and CR1 to the return path. During the write half cycle, current sinks in the positive direction from the stack through CR2, Q1 and CR4 to the return path.

Address bits $1\emptyset$, 11, 12, and 13 are used to select one of sixteen X sink switches. Address bits 7, 8, 9, and 14 are used to select one of sixteen Y sink switches. X and Y sink decode charts are contained in Tables 5-3 and 5-4.

4.7.3 X AND Y DRIVE SWITCHES (SHEET 3)

The PM-1116B contains 16 drive switches designated CAØ through CA7 and CCØ through CC7. They are used in conjunction with the X and Y sink switches in a "shared drive" scheme which minimizes the number of components used in the system and increases reliability while decreasing power consumption.

Figure 4-17 illustrates the shared drive circuit.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDEN | NT NO. | DWG NO. | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----------|--------|----------|--------------------------|--|
| does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | 200 | MA 70094 | 15 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | | REV | | SHEET 4-17 | |
| FORM 000021 | 1 | | | 1 | en plan og av det som er | |



Figure 4-18 contains typical CA and CC drive switches.



Figure 4-18: Typical Drive Switches

During a read half cycle, one of the CAØ-CA7 drive switches is used to drive current to the selected Y line in conjunction with the selected Y sink switch. During the write half cycle, one of the CCØ-CC7 drive switches is used to drive current to the selected X line in conjunction with the selected X sink switch.

Address bits A \emptyset 1, A \emptyset 2 and A \emptyset 3 are used to select one of eight CC \emptyset -CC7 drive switches during the read half cycle and one of eight CA \emptyset -CA7 drive switches during the write half cycle.

Address bits AØ4, AØ5, and AØ6 are used to select one of eight CAØ-CA7 drive switches during the read half cycle and one of eight CCØ-CC7 drive switches during the write half cycle.

X and Y drive switch decode charts are contained in Tables 5-5 and 5-6.

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information | SIZE | CODE IDE | NT NO. | DWG NO. | nego des 1000 m 1000 Transportes des 1000 m 1000 Transportes des 1000 m 1000 m 1000 m 1000 m 1000 m 1000 m 1000 Transportes des 1000 m 1000 Transportes des 1000 m 1000 | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------|------|------------|--------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|--------------------|
| does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | | 52648 | | MA 700945 | 5 ^{0,0} | 1 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | | <i>i</i> . | REV . | Manufana | SHEET | 4-19 | n en Secondaria |
| FORM 000021 | Å | n se an se | | | | | |

4.8 DATA LOOP CIRCUIT (SHEET 4-7)

Data to and from the memory card is transferred on the same Unibus lines. The 16 data-in and data-out lines are designated BUS $D\emptyset\emptyset$ L through BUS D15L. All Unibus lines are active low (\emptyset V) and inactive high (+3V). This allows all devices including the processor to connect to the Unibus lines in parallel.

Figure 4-19 shows the data loop circuit. An SN7438 open collector NAND gate functions as a Unibus transmitter. The receiver used is a Signetics 8T380 with an input high threshold noise of 1.8V minimum.

Timing signals DOS \emptyset H (byte \emptyset) and DOS1H (byte 1) are used to strobe data from the memory to the Unibus. Timing signals LD \emptyset L (byte \emptyset) and LD1L (byte 1) are used to strobe data from the Unibus to the memory.



Figure 4-19 Data Loop Circuit

For a clear-write operation during the first half cycle the sense amplifier strobe is inhibited for both lower and upper 8K sense (SASAØH and SASAlH). The data register is cleared at the beginning of the cycle with CLRØL and CLRIL. The data is strobed from the Unibus lines into the memory data registers with timing signals LDØL and LDIL.

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittel, receipt, or possession of the information | SIZE | CODE IDENT NO. | DWG NO. | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------|------|----------------|----------|------------|
| does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | | 52648 | MA 70094 | 15 |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | | REV | | SHEET 4-20 |

FORM 000021

During the second half cycle, the data register controls one input for both inhibit driver gates. The other input is the timing pulse ITAØH or ITAlH which is a function of address bit Al4. Address bit Al4 low (active) indicates that the memory is addressed in the upper 8K stack; ITAØH is enabled and ITAlH is inhibited. Address bit Al4 high (inactive) indicates that the memory is addressed in the lower 8K stack; ITAØH is inhibited and ITAlH is enabled. When the inhibit driver is on, it opposes X and Y currents and causes a zero to be written into the core. When the inhibit driver is off, it enables X and Y currents and causes a one to be written into the core.

For a read-restore mode during the first half cycle, sense amplifier strobe is a function of address bit Al4. Address bit Al4 low inhibits SASAlH and SASBJH and enables SASAØH and SASBØH.

4.8.1 INHIBIT DRIVER CIRCUIT (SHEETS 4-7)

The PM-1116B uses 32 inhibit drivers, one for each 8K sense/inhibit loop or two per bit.

The function of the inhibit driver is to drive current with the same amplitude but in the opposite direction from the write current in all Y lines. This will cancel out the write current in the selected Y line.

To enable writing a 1 in the desired bit, the inhibit driver is turned off, allowing X and Y half-currents to switch the selected core to the one state.

The cores are always cleared to the zero state during the read half cycle. To enable writing a zero in the desired core, inhibit driver is turned on, causing current to flow in the opposite direction of the Y current and thus inhibiting a core switch-over. This causes the selected core to remain in its zero state.

Figure 4-20 illustrates a typical inhibit driver circuit.

Inhibit current flows from the -15V supply through Rl and Ql into the inhibit/ sense stack loop. Ql is turned on during the inhibit timing (write timing pulse WTH) only if data register Q output is high. (Pin 12 or 14 on sense amp IC 7520).

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG NO. | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|----------|------------|-----------------------------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA 70094 | 5 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | | SHEET 4-21 | |
| FORM 000021 | A | | | | a si an Santa nan Sata an s |



Figure 4-20: Typical Inhibit Driver Circuit

4.8.2 SENSE AMPLIFIER (SHEETS 4-7)

The sense amp IC SN7520 consists of dual differential amplifiers and a threshold voltage input plus the data register latch. The threshold voltage determines the switching level of the sense amplifier. VTH voltage is approximately +4V. This voltage is obtained from the +5V supply through register voltage divider. (See schematic diagram sheet 4 A/5.)

The reference voltage VTH is brought into the threshold inputs (pins 4 and 5) through another resistor voltage divider. The threshold voltage between pins 4 and 5 is approximately 18mv.

The sense amp is an open-loop high gain linear amplifier. Whenever the differential voltage between its inputs (pins 2 and 3 or pins 6 and 7) exceeds the threshold voltage (18mv), the amplifier goes into saturation (switched to a high). If the differential voltage does not exceed the threshold voltage, the amplifier remains in its off state (switched to a zero).

Another section of the sense amp IC consists of the data register latch and the sense amplifier strobe input gate. The data register latch is cleared at the beginning of each cycle with CLR signal. The two sense amp strobed at pins 11 and 15 (SASA and SASB) are a function of address bit Al4. They select between the lower and the upper 8K sense loops.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from the information and no reproduction or publication of it in whole | A |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE |
| | A state base of |

| CALE | • | REV | | | SHEET | 4-22 | |
|------|-----------|--------|----|--------|-------|------|--|
| A | 52648 | | МА | 700945 | | | |
| SIZE | CODE IDEN | NT NO. | DW | G NO. | | | |



A typical sense amplifier circuit is shown in Figure 4-21.



The diode pin in each loop provides the current path for the inhibit current pulse during the write half cycle. The resistor pin in each input terminates the sense/inhibit loop. The sense/inhibit loop measures approximately 16 ohms between pins 2 and 3 or 6 and 7. DC resistance between pins 2, 3, 6, or 7 to ground when the diodes are back biased is approximately 40 ohms and when the diodes are forward biased is approximately 14 ohms.

The DC resistance of both diodes in the forward bias direction must be the same so that the inhibit current is divided equally when flowing through the sense/ inhibit loop.

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SIZE | CODE IDE | NT NO. | DWG NO. | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|--------|-----------|------------|
| | A | 52648 | | MA 700945 | 5 |
| | SCALE | | REV | | SHEET 4-23 |
| FORM 000021 | Å | | | | |



Section 5

Maintenance and Troubleshooting

This section contains maintenance and troubleshooting information. The logic description in Section 4 and the drawings in the appendix are provided for further reference.

5.1 PRINTED CIRCUIT BOARD CLEANING

The printed circuit contacts should be cleaned when dust or dirt has built up on the surfaces. Instant Contact Cleaner, alcohol, and freon have been approved for cleaning contacts. When printed circuit contacts must be cleaned, hold the card so the contacts are pointed down and thoroughly saturate the contact area. While the contacts are still wet, scrub with a soft natural bristle brush.

CAUTION

Under no circumstances should an eraser or other abrasive be used on gold plated contacts.

To remove dust from printed circuit boards, a soft brush should be used. Clear, oil-free, pressurized air (5 psi max) can be sprayed over the board.

CAUTION

Do not spray pressurized air directly inside the core matrices.

5.2 STACK REPAIR

With the exception of stack diodes, modules and terminating Unibus, which may be replaced in the field, repair of the stack assembly is not recommended. If a stack is faulty, replace it with a new stack assembly.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG NO. | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|----------------|----------|-----------|--|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA 70094 | 5 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | | REV _ | | SHEET 5-1 | |
| FORM 000021 | | | | | |

5.3 STACK REMOVAL AND INSTALLATION

Stack removal consists of removing the stack from the board assembly. The stack itself should not be disassembled. The stack is removed by first removing the nuts from the 4-40 screws holding the stack on the board; then carefully spreading the pinned side. Be careful not to excessively bend the board or the stack subassemblies.

To install the stack onto the board assembly, first orient the connectors on each subassembly to be sure that they are aligned. Then carefully insert the stack connectors into the board connectors. Check that the pins are exactly aligned before compressing the two subassemblies in order to prevent bending the board. Insert until the stack standoff makes contact with the components board, then insert the mounting screws.

5.4 REPAIRS - GENERAL

Discrepancies in memory system operation are, in general, one of the following types:

- Operation failures, which are caused by faulty reference control, input logic, or timing.
- Partial data word failures which are caused by faulty drive and sink switches, drive control, memory register, inhibit driver, stack decoding logic or line driver circuits.

If no definite failure pattern is apparent, adjusting power supply voltages $\pm 5\%$ about nominal might help to cause a "hard" failure.

NOTE: It is strongly recommended that all assemblies requiring repair be returned to the factory for rework. All returned units should be accompanied with a detailed description of the failure.

5.5 PM-1116B INTERNAL TIMING SET-UP

The following timing signals are initially set at the factory. Refer to internal timing diagram, Figure 5-1, and internal timing figures in Appendix A.

| The information hereon is the property | of PLESSEY MEMORIES IN- |
|--------------------------------------------|----------------------------------|
| CORPORATED. Transmittal, receipt, or | possession of the information |
| does not comply, license, or imply any rig | hts to use, sell, or manufacture |
| from this information and no reproductio | n or publication of it, in whole |
| or part, shall be made without written | authorization from PLESSEY |
| MEMORIES, INC. | |
| | |

| Δ | 52648 | | MA | 70094 | 5 | | |
|-------|-------|-------|----|-------|-------|-----|--|
| SCALE | | REV _ | | | SHEET | 5-2 | |



Read Timing Pulse - RTH (Sheet 2/7B)

The RTH timing pulse is monitored at the output of the read timing one-shot U24-5. RTH pulse width is set at 320ns <u>+</u> 10ns with its leading edge at 50ns <u>+</u> 10ns. Pulse width is varied by changing the overall value of U24 timing resistor R16. Select values for R16 from the following: 11K, 12K, 15K, 18K, 20K, 22K, 27K, and 33K ohms.

Write Timing Pulse - WTH (Sheet 2/7B)

The WTH timing pulse is monitored at the output of the timing one-shot U26-13. WTH pulse width is set at $300ns \pm 10ns$ with its leading edge at $450ns \pm 10ns$. Pulse width is varied by changing the overall value of U26 timing resistor R18. Select values for R18 from the following: 11K, 12K, 15K, 18K, 20K, 22K, 27K, and 33K ohms.

Sense Amplifier Strobe - SAS (Sheet 2/7D)

The SAS pulse is monitored at the output of the SAS one-shot U25-13. The leading edge is set at 130ns from the OV level of X read pulse CAØ measured at the stack connector pin. The pulse width of SAS should be $50ns \pm 10ns$. It is varied using trimmer pot Rll at U25-7.

Monitor all other timing signals listed in the internal timing diagram, Figure 5-1. Tolerance for all timing signals is \pm 10ns.

5.6 X-Y CURRENT SET-UP

After initial memory warm up install a current probe P6021 or equivalent through the two loops at the back of the stack. With the current probe switch set at 2mA/mV and the scope at 50mV/cm input (scope is set at 100ma per division). Read 385ma + 5ma at the flat top of both X and Y pulses. Read only the first pulses and invert them if necessary. X and Y current pulses are depicted in Figure 5-2.

To adjust Y read current pulse vary the value of R48 in parallel with R49. To adjust X read current vary the value of R64 in parallel with R39. Select values for R48 and R64 from the following to obtain 390ma of current in the X and Y drive lines: 82, 100, 120, 150, 180, and 220 ohms. To adjust amplitude of both Y read and X read current pulses vary the value of R229 in parallel with R39.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG | NO. | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|---------|--------|-----|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA | 700945 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | tebuno. | SHEET | 5-4 |
| FORM 000021 | Å | | | | |

To control the amplitude of X and Y currents for memory margin testing an external potentiometer is connected across plug Pl. Plug Pl is a three pin plug located on the component side of the memory board assembly. The plug is shown on schematic sheet 2/3A.



Figure 5-2: X & Y Current Pulses

5.7 TROUBLESHOOTING PROCEDURE

In order to detect a malfunction in the memory card it is necessary first to isolate the general area of the memory that causes the malfunction; then in a step by step manner to isolate the exact location of the failure.

All interface lines including the power supply voltages must be present and verified. Figure 5-3 outlines all interface lines to and from the memory system.

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SIZE | CODE IDEN | NT NO. | DWG NO. | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----------|--------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| | A | 52648 | | MA 700945 | $\frac{1}{2} = \frac{1}{2} $ | |
| | SCALE | | REV | | SHEET 5-5 | |
| FORM 000021 | Å | | | | | |



Figure 5-3: Interface Lines

BUS MSYNL is the memory initiate command. Before the memory can respond to a MSYNL command the following conditions must be fulfilled:

- Address strapping jumpers must be set to match the address presented on the data bus (U19-3,4,6, and 11 must be high).
- The memory must complete its present cycle before it is ready to accept another MSYNL command.
- The slave sync (SSYNL) signal from the previous cycle must be cleared.
- BUS DCLO should be high (inactive). BUS DCLO inhibits any access to the memory. DCLOL is monitored at U15-12.
- BUS INITL should be high (inactive). It is monitored at Ul2-3.

Timing and Control Signals

Once the memory is accessed, all timing and control functions should be checked and verified. Figure 5-4 shows the timing and control signals, Table 5-1 lists the signals and their functions.

Check the presence of CLK2H by monitoring the Q2 collector. The absence of CLK2H indicates that the above conditions were not met.

If CLK2H is present, the next step in the troubleshooting procedure is to monitor X and Y current pulses using a current probe.

X & Y Current Check

In order to check the X and Y current pulses, a current probe should be installed through the two loops provided in the back of the stack assembly. Both X and Y amplitude should be between 380ma and 390ma at 25°C. Verify that X read pulse is delayed from Y read pulse by approximately 50ns.

To adjust X and Y current amplitude, see Section 5.6.

| The informat | ion hereon is the | property of | PLESSEY ME | MOBIES IN |
|----------------|---------------------|----------------|------------------|---------------|
| CORPORATE | D. Transmittal, I | eceipt, or pos | session of the | informatio |
| does not com | ply, license, or im | ply any rights | to use, sell, or | manufactur |
| from this info | ormation and no r | eproduction or | publication o | f it, in whol |
| or part, shall | l be made witho | ut written aut | horization fro | m PLESSE' |
| MEMORIES, | INC. | | | |

| | | | | | | 5-6 | | |
|-------|-----------|--------|-----|-------|-------|-----|-----|--|
| SCALE | | REV | | | SHEET | F (| 1.1 | |
| A | 52648 | | МА | 70094 | .5 | | | |
| SIZE | CODE IDEN | NT NO. | DWG | i NO. | | | | |



Figure 5-4: PM-1116B Timing and Control Chart

Table 5-1: Timing and Control Signal Functions

All signal names ending with the letter H indicate that they are high when active and low when inactive. All signal names ending with the letter L indicate that they are low when active and high when inactive.

| SIGNAL NAME | FUNCTION |
|-----------------|--------------------------------------------------------|
| ARSTH | Address register strobe pulse |
| RTH, RTL | Read timing |
| WTH, WTL | Write timing |
| XR + YWH | X read or Y write pulse to current source |
| YR + XWL | Y read or X write pulse to current source |
| DCOKH | DC current OK |
| (RT + WT) AD13L | X sink timing |
| (RT + WT) AD14L | Y sink timing |
| SASAØH, SASBØH | Sense amp strobe lower 8K sense/inhibit |
| SASAlH, SASBlH | Sense amp strobe upper 8K sense/inhibit |
| ITAØH, ITBØH | Inhibit timing lower 8K sense/inhibit |
| ITAlH, ITBlH | Inhibit timing upper 8K sense/inhibit |
| CLRØL, CLR1L | Data register reset byte $ otin definition$ and byte 1 |
| LDØL, LD1L | Data-in strobe byte \emptyset and byte 1 |
| DOSØH, DOS1H | Data-out strobe byte \emptyset and byte 1 |
| SSYNL | Slave sync pulse |
| MSYNL | Master sync pulse |
| DCLOL | DC Line |
| INITL | Memory initialize |
| MSYNA | Not used |
| CØL, ClL | Control lines |
| | |

The information hereon is the property of PLESSEY MEMORIES IN-CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

| SIZE | CODE IDENT NO. | | DWG NO. | | |
|-------|----------------|-------|------------|--|-------|
| A | 52648 | | MA 700945 | | |
| SCALE | | REV - | Philipping | | SHEET |

5-8
Address Strapping

To verify that the memory is strapped correctly and that the address strapping circuit is functioning properly, use the following procedure:

- 1. Insert address strapping plug TBl in the memory card.
- 2. Using the information in Table 2-2 force Unibus address lines and check gate U19 pins 3, 4, and 6. All should be high.
- 3. Verify that jumper Wl is out by monitoring U19-11 and U19-12. They should be high except for 31K operation. For 31K operation, install Wl jumper and force address bits All, Al2, Al3, Al4, and Al5 to go low (active). Verify that U17-8 is low.

To verify that the address strapping decoder IC is functioning properly do the following:

- 1. Verify that U14-12 is low.
- 2. Remove address strapping plug TB1.
- 3. Using Table 5-2 force address bits Al3, Al4, and Al5. Check for the correct output level.

| A13 | A14 | A15 | CHECK FOR OUTPUT = LOW AT |
|-----|-----|-----|---------------------------|
| L | L | L | Ul4-1 or TB1-16 |
| L | L | н | U14-2 or TB1-15 |
| L | Н | L | U14-3 or TB1-16 |
| Н | Н | Н | U14-4 or TB1-13 |
| Н | L | L | U14-5 or TB1-12 |
| Н | Н | L | U14-7 or TB1-10 |
| Н | Н | Н | U14-9 or TB1-9 |

Table 5-2: Strapping Decoder Outputs

| The information | hereon is the | property of | PLESSEY | MEMORIES IN- |
|-------------------|-----------------|--------------|----------------|-------------------|
| CORPORATED. | Transmittal, re | ceipt, or po | ossession of | the information |
| does not comply, | license, or imp | ly any right | s to use, sell | , or manufacture |
| from this informa | ation and no re | production (| or publicatio | n of it, in whole |
| or part, shall be | made withou | t written au | uthorization | from PLESSEY |
| MEMORIES, INC | | | | |
| | | | | |

SIZE CODE IDENT NO. DWG NO. SCALE REV SHEET 5-9

ł

X and Y Drive and Sink Switches

The X and Y drive and sink switches are the gold plated interface connector pins on the stack. An open switch is easily detected by comparison with the other switches. Compare the eight drive switches CAØ-CA7 to each other. Their pulse strap must be identical. Repeat the same comparison test with all eight drive switches CCØ-CC7, all sixteen X sink switches XSØ-XS15, and with all sixteen Y sink switches YSØ-YS15.

X and Y sink and drive switch decode charts are contained in Tables 5-3 through 5-6. L is used to indicate $\emptyset V$ at the decoder input or +3V at the Unibus. H is used in the tables to indicate +3V at the decoder input or $\emptyset V$ at the Unibus.

The procedure for locating a faulty switch is as follows:

- 1. Monitor any faulty X or Y line. A malfunction superimposes a distorted current wave form.
- Force all associated address bits high and then low one at a time. 2.
- Record the address bits and the level which bypassed the error condition. 3.
- 4. Invert their polarities and use the decode tables to locate the malfunctioning switch.

Current Source

Current amplitude should be set at 390ma at room temperature $(25^{\circ}C)$ for both X read and Y write pulses. Current tracking is 1.3ma/^oC minimum to 1.6ma/^oC maximum.

Data Loop Check

The data loop circuit contains several elements which should be checked in case of malfunction; the troubleshooting procedure for each is contained in the following text.

Using the timing charts in the appendix check the following timing signals and verify them.

- Inhibit timing signals
- Sense amplifier strobe
- Data register clear
- Data register load
- VTH (+5V) and 18ms across divider network
- Inhibit driver output
- Inhibit switch output

Ground the data register timing signals CLRØL and CLRIL. This forces the data register Q output high.

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG NO. |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|----------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA 70094 |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | |

| n e e | A | 52648 | | MA | 700945 | | |
|-------------|-------|-------|-----|----|--------|-------|--|
| Y | SCALE | | REV | | | SHEET | |

5 - 10

| ADDRESS | BITS AT TE | STER OR DE | CODER INPUT | | · · · · · · · · · · · · · · · · · · · | |
|---------------------------|---------------------------|---------------------------|---------------------------|------------------------------|---------------------------------------|------------------------------|
| U41/U42 PIN 15 AD1Ø | U41/U42 PIN 14 AD11 | U41/U42 PIN 13 AD12 | U41/U42 PIN 12 AD13 | X SINK SWITCH SELECTED | STACK PIN LOCATION | DECODER OUTPUT (74145) |
| | | | | | | |
| L | L | L | L | xsø | El | U41-1 |
| н | L | L | L | XSl | E2 | U41-2 |
| L | Н | L | ۲. | XS2 | E3 | U41-3 |
| н | н | L | L | XS3 | E4 | U41-4 |
| L | L | н | L | XS4 | E5 | U41-5 |
| н | L | н | L | XS5 | Е6 | U41-6 |
| L | н | н | L | XS6 | E7 | U41-7 |
| н | н | н | L | XS7 | E8 | U41-9 |
| L | L | L | Н | XS8 | Е9 | U42-1 |
| н | L | L | H | XS9 | ElØ | U42-2 |
| L | н | L | Н | xs1ø | Ell | U42-3 |
| н | Н | L | н | XSll | E12 | U42-4 |
| L | L | н | Н | XS12 | El3 | U42-5 |
| н | L | н | н | XS13 | E14 | U42-6 |
| L | Н | Н | Н | XS14 | E15 | U42-7 |
| н | Н | н | н | XS15 | E16 | U42-9 |
| | | | | | | |

The following tables decode the Unibus address to the selected X and Y sink switch.

NOTE: UNIBUS ADDRESS ASSERTED (LOW) EQUALS "1".

Table 5-3: X Sink Decode Chart

| The information hereon is the property of PLESSEY MEMORIES IN | J SIZE |
|---------------------------------------------------------------------------|--------|
| CORPORATED. Transmittal, receipt, or possession of the informatic | n A |
| does not comply, license, or imply any rights to use, sell, or manufactur | re 🚺 |
| from this information and no reproduction or publication of it, in who | ie 🥂 |
| or part, shall be made without written authorization from PLESSE | SCALE |
| MEMORIES, INC. | DUALL |

CODE IDENT NO. DWG NO. 52648 MA 700945 REV S

SHEET 5-11

Å

| ADDRESS | BITS AT TH | STER OR DE | CODER INPUT | | | |
|---------------------------|---------------------------|---------------------------|---------------------------|------------------------------|--------------------------|------------------------------|
| U39/U40 PIN 14 ADØ7 | U39/U40 PIN 15 ADØ8 | U39/U40 PIN 13 ADØ9 | U39/U40 PIN 12 AD14 | Y SINK SWITCH SELECTED | STACK PIN LOCATION | DECODER OUTPUT (74145) |
| | | | | | | |
| L | L | L | L | YSØ | E17 | U39-1 |
| L | н | L | L | YSl | E18 | U39-2 |
| н | L | ${ m L}$ | L | YS2 | E19 | U39-3 |
| н | н | L | L | YS3 | E20 | U39-4 |
| L | \mathbf{L} | н | L | YS4 | E21 | V39 - 5 |
| L | Н | Н | L | YS5 | E22 | U 39-6 |
| Н | L | н | L | YS6 | E23 | U39-7 |
| H | н | н | L | YS7 | E24 | U39-9 |
| L | L | L | Н | YS8 | E25 | U40-1 |
| L | н | L | Н | YS9 | E26 | U40-2 |
| Н | L | L | н | YSIØ | E27 | U40-3 |
| Н | н | L | Н | YSII | E28 | U40-4 |
| L | L | н | н | YS12 | E29 | U40-5 |
| L | н | н | н | YS13 | E30 | U40-6 |
| н | L | н | н | YS14 | E31 | U40-7 |
| н | Н | н | н | YS15 | E32 | U40-9 |

NOTE: UNIBUS ADDRESS ASSERTED (LOW) EQUALS "1".

Table 5-4: Y Sink Decode Chart

The information hereon is the property of PLESSEY MEMORIES IN-CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

| ZE | CODE IDEN | IT NO. | DWG | NO. | | | |
|------------|-----------|--------|-----|-------|-------|------|--|
| A] | 52648 | | MA | 70094 | 5 | | |
| ALE | | REV | | | SHEET | 5-12 | |

| ADDRESS U45-13 ADØ1 | BITS AT TE U45-15 ADØ2 | U45-14 ADØ3 | DECODER INPUT | STACK PIN LOCATION | DRIVE SWITCH SELECTED | DECODER OUTPUT (74145) |
|---------------------------|------------------------------|----------------|---------------|--------------------------|-----------------------------|------------------------------|
| | | | | | | |
| L | L | L | | E41 | CCØ | U45-1 |
| L | н | L | | E42 | CC1 | U45-2 |
| L | L | н | | E43 | CC2 | U45-3 |
| L | н | н | | E44 | CC3 | U45-4 |
| н | L | L | | E45 | CC4 | U45-5 |
| н | н | L | | E46 | CC5 | U45-6 |
| н | L | н | | E47 | CC6 | U45-7 |
| н | н | н | | E48 | CC7 | U45-9 |

NOTE: $CC\emptyset$ -CC7 (U45-12 = LOW)

| ADDRESS | BITS AT TE | STER OR I | DECODER INPUT | STACK DRIVE | | DECODER | |
|----------------|----------------|----------------|---------------|-----------------|--------------------|-------------------|--|
| U44-15 ADØ4 | U44-14 ADØ5 | U44-13 ADØ6 | | PIN LOCATION | SWITCH SELECTED | OUTPUT (74145) | |
| L | L | L | | E33 | CAØ | U44-1 | |
| н | L | L | | E34 | CAl | U44- 2 | |
| L | н | L | | E35 | CA2 | U44- 3 | |
| н | н | L | | E36 | CA3 | U44-4 | |
| L | L | н | | E37 | CA4 | U44-5 | |
| н | L | н | | E38 | CA5 | U44-6 | |
| L | н | н | | E39 | CA6 | U44-7 | |
| н | н | н | | E40 | CA7 | U44-9 | |

NOTE: $CA \emptyset - CA7 (U44 - 12 = LOW)$

Table 5-5: Drive Switches Decode Charts Read Half Cycle

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG | NO. | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|-----|-------|-------|------|
| CORPOHAIED. Iransmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA | 70094 | 45 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | | | SHEET | 5-13 |

| ADDRESS | BITS AT TH | ESTER OR D | ECODER INPUT | STACK | DECODER | |
|----------------|----------------|----------------|--------------|-----------------|--------------------|-------------------|
| U46-15 ADØ4 | U46-14 ADØ5 | U46-13 ADØ6 | | PIN LOCATION | SWITCH SELECTED | OUTPUT (74145) |
| L | L | L | | E41 | CCØ | U46-1 |
| н | L | L | | E42 | CCl | U46-2 |
| L | н | L | | E43 | CC2 | U46-3 |
| н | Н | L | | E44 | CC3 | U46-4 |
| L | L | н | | E45 | CC4 | U46-5 |
| н | L | н | | E46 | CC5 | U46-6 |
| L | н | н | | E47 | CC6 | U46-7 |
| н | н | Н | | E48 | CC7 | U46-9 |

NOTE: $CC\emptyset$ -CC7 (U46-12 = LOW)

| ADDRESS | BITS AT TH | ESTER OR D | ECODER INPUT | STACK | STACK DRIVE | | | | | |
|----------------|----------------|----------------|--------------|-----------------|--------------------|-------------------|--|--|--|--|
| U43-13 ADØ1 | U43-15 ADØ2 | U43-14 ADØ3 | | PIN LOCATION | SWITCH SELECTED | OUTPUT (74145) | | | | |
| L | L | L | ц. | E33 | CAØ | U43-1 | | | | |
| L | н | L | | E34 | CAl | U43-2 | | | | |
| L | L | н | | E35 | CA2 | U43-3 | | | | |
| L | Н | н | | E36 | CA3 | U43-4 | | | | |
| н | L | L | | E37 | CA4 | U43-5 | | | | |
| н | н | L | × | E38 | CA5 | U43-6 | | | | |
| н | L | н | | E39 | CA6 | U43-7 | | | | |
| н | Н | Н | | E40 | CA7 | U43-9 | | | | |

NOTE: $CA \emptyset - CA7 (U43 - 12 = LOW)$

Table 5-6: Drive Switches Decode Charts Write Half Cycle

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO. | DWG NO. | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------|-----------|-------------------------------------------------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA 700945 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | SHEET | 5-14 |
| FORM 000021 | · 🖌 | | | аланын колон алан алан алан алан алан алан алан |

Monitor the sense amplifier input using a differential probe. Force address bit 14 first to a high then to a low and observe inhibit driver output 25 and inhibit switch output 26.

5.8 TROUBLESHOOTING CHART

The following chart is provided to aid in determining the cause of specific failures. The left-hand column lists error indications or symptoms and the right-hand column lists possible sources for each symptom.

| INDICATION | ACTION |
|---------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Memory is not cycling. (no clock pulse CLK2H at Q2 collector) | Check +5V supply. Check strapping plug U19-3, 4, 5, 11, and 12 - should read high. Check master sync pulse at U19-1. Check memory busy flip-flop output at U19-5 should read high. Check slave sync flip-flop output at U19-2 should be high. Check BUS DCLOL line. |
| Memory is not cycling (Clock pulse CLK2H - ok) | Check -15V supply. Check DCOKH should read high at U38-10, 4, 2, and 12. Check read and write timing RTH U24-5 and WTH U26-13. |
| Memory fails to read/write all \emptyset 's | Check inhibit driver circuit. Check -15V supply. |
| Memory fails at certain address locations | Force address bits one at a time and record the bits that bypassed the failure. Use X and Y sink drive decode charts Tables 5-3 to 5-6 to decode the faulty line. Check X, Y sink drive switches and core stack. |
| All bits fail. | Check X-Y current. Check sense amp. strobe timing. Check -15V supply. Check sense amp. strobe threshold voltage. (VTH) |

Troubleshooting Chart

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDEN | IT NO. | DWG NO. | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----------|--------|-----------|------------|--|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | A | 52648 | | MA 700945 | | |
| | SCALE | | REV _ | | SHEET 5-15 | |

| INDICATION | ACTION |
|-------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| All bits fail. | Check X-Y current temperature tracking. |
| Single bit failures. | Check sense amp. strobe timing. Check X-Y current pulses. Check data circuits for the bits that fail. |
| Memory fails during address as data pattern mode only. | Check address registers inputs. (See schematic diagram sheet 1, locations 6B through 6D). |
| Memory fails during cycle operation or during high or low voltage margin conditions | Check memory busy flip-flop timing. Check and verify all timing signals. Check X-Y current pulse amplitude. |

| C |
|----|
| 13 |
| |

| | | | | | | Contraction of the second | |
|------|-----------|--------|-----|-------|-------|---------------------------|--|
| SIZE | CODE IDEM | NT NO. | DWG | NO. | | | |
| A | 52648 | | MA | 70094 | 15 | | |
| CALE | | REV | | | SHEET | 5-16 | |

->

Appendix A Internal Timing Charts

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDE | NT NO. |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|--------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | Α | 52648 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | | REV _ |

DWG NO.

MA 700945

SHEET

A-1













FORM 000021

Appendix **B**

Parts List

The information hereon is the property of PLESSEY MEMORIES IN-CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

| SIZE | CODE IDE | NT NO. | DW | G NO. | · | |
|-------|----------|--------|----|-------|-------|-----|
| A | 52648 | | ма | 70094 | 5 | |
| SCALE | | REV | | | SHEET | B-1 |

FORM 000021



| BOARD ASSE | M | BLY | e | | in distances | ALD BEEN | 270 sla | 6-23-7. | CODE IL | DENT NO. | 1 18. | SH _ |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------------------------------------------|----------------------------------------------------|-----------------------------|-----------------|------------------|------------------|-----------------------------------------------------------------------------------------------------------------|-------------------------|----------------------------------------------|--------------------|------------------------------------------|
| MEMORY SY | 57 | EN | | | | urp mai. | 4 | 848 | 240 Ballwart es. | 40 | 6 tū. | OF |
| PN | -// | 16/8 | | | | fille: | | Bitt. | | | | . in the second second second |
| 4 Th I | | T | DATE - | | | 1 1 | | | | | 1 | 1 |
| XI RELTO DEV PER ERO 5 | $\overline{\mathcal{D}}$ | 311 6- | DATE | APPROVI | ED | LTR | | DESCRIPTIO | ¶ | nanay dan kana kana kana kana kana kana kana | DATE | APPROVE |
| x 2 R9 IS 220- WAS | I K | 9. | 3-76 | 3B | | | | | | | | |
| X3 ITEM 97 QTY 157 | 7, W | ASG 11-1 | 2-76 | and ch | 33 | | | | | | | |
| | £ | | | | | 1 | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | l . | | | | | | | | |
| | | | | | | | | | | | | |
| | | . | | | | | | | | | | |
| | | | | | | | | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | | | | |
| | | | | | | | | ENG | INEE | RING | RELEA | SE |
| | • | | | | | | | COGNIZ. | ANT EN | GINEER | UNI ESS SIG | ED BELO |
| | | | | | | | | | | | DATE | |
| REFERENCE BESIGNATION | F IN NO. | NEFEREI | CE DESIGNATI | EQN | F I H H A | Í | REFERENCE DE | SIGNATION | F I H H O | | EFERENCE DESIGNATI | 61 |
| 11,2,3,4,5,10,51,56.61.66 | 11 | R116.117.11 | 9,121.13 | 30,131. | • | RIZ. | 4,125,138 | 139.152 | 2, | CRUI | 3.5.7.9.10 | 11, 12 13 |
| U12,13,27,30,32,36, | 12 | 134,135,14 | 4,145,14 | 48,149, | 1 | 153, | 166,167,1 | 80,181,19 | 14, 57 | 14,15 | ,16 | |
| U28 | 13 | 176,159,162 | 0,165,17 0,187,19 | 2,113, 30,191, | 35 | 195 RII | ,200,209 | ,222,22 | 50 | CRZ - | -68 | |
| UI3,10,22 | 14 | 200,201,20 |)4,205, | ,214, | | C15 | | 1 1 | 61 | RTI | | |
| U31,35 | 16 | R26,27,28 | 3, 29, 38 | 3,55,57, | 1 | <u>C13</u> | ,20 | | 62 | L1,2 | | |
| רוט | 17 | 66-81,84 | -99 | | 36 | $\frac{C3C}{C1}$ | 61710 0 | 8 414 | 63 | TBI | | |
| U19 | 18 | R44,50,5 | 59 | | 37 | 51, | 52,57,58,6 | 53,64,6 | 3, 64 | RUIG | , RU 17 | |
| 62,65,67,70,71,74,75, | 19 | R8,20,21, | 41,42.4 | 15 | 39 | 70; 88 | 75,76,81,8 | 82,87, | | R16,1 | 8,48,64 | ., 229, |
| 78,79,82 | 20 | RI2,24,3 | 3, 34, 3 | 5,36 | 40 | C14 | | | 65 | c2,0 | 31 ARE | LAB |
| ULI .20 | 21 | RG,7, 25 | ,30 | i den til Bradisi be aven o | 41 | C37 | 60 65 6 | 0,53,54 | 77 66 | - 36/ | | itti ika kata kata kata kata kata kata k |
| U 6, 7, 8, 9 | 22 | RAG A7 | a dan karan sa | | 42 | 78 | 83,84 | | , 20 | | | - |
| UZ4,25,26 | 23 | R1,3,4,5. | 0,14,19 | 1 | 44 | (9) | 10,11,12,2 | 7,90-10 | 5, 67 | | | |
| U14, U39 - 46 | 24 | F15,17 | | | 45 | <u>C3-</u> | B,25,26,2 | 9,32,3 | 3, | | | |
| 148,49,53,54,58,59, 63.64.68.69.72.7376. | 25 | R228 | 10 103 | 20.122 | 4.6 | 34,3 RO | 5,36,43f | 14 A5,4 | 6, 68 | | | |
| 77, BD, BI | 1- | K118,120,12 136,137,144 | 22,123,1 6,147,15 | 132,133, D,151, | | 623 | 24.39.41 | 2.49.50 | _ | | | |
| R127, 129, 141, 143, 155, 157 | 27 | 160,161,16 | 4,165,17 | 74,175, | 47 | 55, | 56,61,62 | .67.68. | 69 | | | |
| 211,213,225,227 | | 202,203,2 | 206,207 | 7,216, | | 15, | 14,19,00 | 21-52 | | | | |
| | 28 | 217,220,2 | .21 | | | Q1.7 | 1,5,6.10.2 | 20 20 | 77 | | | |
| | 29 | R56,58 | | | 48 | Q3, | 1,8,9,15,16 | ,17,18,19,1 | 54 73 | | | |
| R39,40,43 | 20 | R32 | | | 51 | aui | - 13 | | 75 | | | |
| R39, 40, 43 R37 R126, 128, 140, 142, 154 | 30 | RAG CE | | | 53 | TUI | -22 0 | | 77 | | | |
| R39,40,43 R37 R126,128,140,142,154, 156,168,170,182,184, | 30 31 | K49,65 | Construction of the local division of the | | 55 | RUT | 1-14 | an an the Sector Sec | 79 | | | |
| R39,40,43 R37 R126,128,140,142,154, 156,168,170,182,184, 196,198,210,212,224,224 | 30 31 | R31 | | | 150 | ~~~ | -0,13 | | | | | |
| R39, 40, 43 R37 R126, 128, 140, 142, 154, 156, 168, 170, 182, 184, 196, 198, 210, 212, 224, 224 351 - 54, R60-63, 230, 231 R2 | 30 31 32 | R31 R232 | | | F-1 | CRU | 2.4.60 | | 82 | | | |
| R39,40,43 R37 R126,128,140,142,154, 156,168,170,182,184, 196,198,210,212,224,224 R51 - 54, R60-63, 230,231 R2 | 30 31 32 33 | R31 R232 | | | Ê | CRU | 2,4,6,8 | FRANK STATISTICS | 82 | l | | |
| R39,40,43 R37 R126,128,140,142,154, 156,168,170,182,184, 196,198,210,212,224,224 R51 - 54, R60-63,230,231 R2 | 30 31 32 33 | R31 R232 | IEMORI | ES IN- | SI | ZE | CODE IE | DENT NO | 58 D. D | NG NO | D. | |
| R39, 40, 43 R37 R126, 128, 140, 142, 154, 156, 168, 170, 182, 184, 196, 198, 210, 212, 224, 224 R2 tion hereon is the property ED. Transmittal, receipt, o | 30 31 32 33 | R49,65 R3I R232 PLESSEY M ssession of t | IEMORI he infor | ES IN- mation | SI | ZE | CODE ID | DENT NO | . D | NG NO | D. | |
| R39, 40, 43 R37 R126, 128, 140, 142, 154, 156, 168, 170, 182, 184-, 196, 198, 210, 212, 224, 224 251 - 54, 860-63, 230, 231 R2 tion hereon is the property ED. Transmittal, receipt, o ply, license, or imply any r ormation and no reproducti | 30 31 32 33 y of r po ights on o | R49,65 R31 R232 PLESSEY M ssession of ti to use, sell, or r publication | IEMORI he infor or manu of it, in | ES IN- mation facture | SI | | CODE IE 52648 | DENT NO | 82 D. D\ N | NG NO 1A 700 | D. 1945 | |

| | N | QTY | PART OF | | | CONF | | F | s | | C/1 U | AGE | |
|-----------|-----------------|----------|---------------------|-----------------------------------------|---------------------------------------|--------------|------|----------|-----|-------------|-----------------------------------------|-------------|-------------------|
| | Ť | REQD | IDENTIFYING NO. | NOMENCLATURE OR DESCRIPTION | SPECIFICATION | IDENT NO. | ZONE | N O D | . M | C/1 CODE | SMA BH MAMB | P A R | UN IT COST |
| | | 1 | 70 0943.0 01 | PRINTED WIRING BOARD | | - | | , | B | | | | |
| | 12 | 1 | 700066-136 | PLUG, ADDRESS STRAPPING(0-16K) | | | | Z | B | | | | |
| | | 1 | 700298 -100 | CORE MEMORY-PLANAR | | | | 3 | B | | | Π | |
| | | 1 | 700407 001 | STIFFENER | | | | 4 | E | | | Π | |
| | | 156 | 86477-2 | RECEPTACLE | AMP | 04618 | | 5 | A | | | Π | ekili (Kilingena |
| | | 1 | 700369 | ILISULATOR | | | • | 6 | В | | | Π | |
| | | 2 | м55/957-4 | SCREW , 2-56 X 5/16 | | | | 7 | A | | | Π | |
| | | 6 | N440-4 | SCREW, 4-40 X 4 NYLON | WECKESSER | 95987 | | .8 | A | | | Π | |
| | | 2 | NASI291COZ | NUT, HEX #2 SELF LOCKING | | | | 9 | A | | | Π | ***** |
| | | 10 | 11-440-X | NUT-HEX | WECKESSER | 95987 | | io | A | | | Π | -townsong |
| | | 10 | 136021-381 | QUAD 2-INPUT NOR | | | | 11 | В | | | Π | |
| | | 6 | SN74HOON | QUAD 2-INPUT NAND | T.I. | 01295 | | 12 | A | | | | |
| | | 1 | 5N7402N | QUAD 2-INPUT POSITIVE NOR GATE | T,I. | 01295 | | 13 | A | | | Π | , i |
| | | 3 | SN74H04N | HEX INVERTER | T.I. | 01295 | | 14 | A | | | | |
| 1 | | 5 | SN74H DBN | QUAD 2-INPUT AND BUFFER | T.I. | 01295 | | 15 | A | | | | and for the first |
| | | 2 | SN74HION | TRIPLE 3-INPUT POSITIVE NAND GATE | <i>T.I</i> . | 01295 | | 16 | A | | | | |
| | | 1 | SN74H2ON | DUAL 4-INPUT POSITIVE NAND GATE | <i>T.I</i> . | 01295 | | 17 | A | | | H | |
| | | I | 5N74H30N | 8- INPUT POSITIVE NAND GATE | Т.І. | 01295 | | 18 | A | | - overend Wickleighe | | |
| 1 | | 18 | 136000-038 | QUAD 2-INPUT NAND BUFFER GATE O.C. | · · · · · · · · · · · · · · · · · · · | | | 19 | Ē | | | | ****** |
| T | | 1 | SN74H5IN | DUAL AND/OR INVERTER | T. I. | 01295 | | 2D | Ā | | - 6 - 6 - 6 - 6 - 6 - 6 - 6 - 6 - 6 - 6 | | |
| T | | 2 | SN74H74N | DUAL D-TYPE EDGE TRIGGERED FLIP-FLOP | T.I. | 01295 | | 21 | Ā | | | | |
| T | | 4 | 5N7475N | QUAD D-FLIP FLOP | T.I. | 01295 | | 22 | Ā | | | | |
| T | | 3 | SN74123N | DUAL 1-SHOT | T.I. | 01295 | | 23 | Ā | | | | |
| T | | 9. | 5N74145N | BLD DELODER DRIVER | T.I. | 01295 | | 24 | A | | | | 9.0-Gablening |
| \dagger | $\neg \uparrow$ | 16 | SN7520N | DUAL CHANNEL SENSE | <i>T.</i> I. | 01295 | | 25 | A | | | Ħ | |
| | | 2 | | | | | | | | | | | |

Τ,

The information hereon is the property of PLESSEY MEMORIES IN-CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

| SIZE | CODE IDEN | NT NO. | DWG | i NO. | | | |
|-------|-----------|--------|-----|-------|-------|-----|--|
| A | 52648 | | ма | 70094 | 5 | | |
| SCALE | | REV | ** | | SHEET | в-3 | |

FORM 000021

| 1,1 | Ņ | an a | | | | in | <u> </u> | F | 5 | L | C/1 US | AGE | |
|-----|--------|------------------------------------------|----------------------------|-----------------------------|--------------------|-------|----------|------|----|-------------|------------------------------------------|-------------|-----------------------------------------------------------------------------------------------------------------|
| | T E | REQO | PANT OR IDENTIFYING NO. | NOMENCLATURE OR DESCRIPTION | SPECIFICATIO | IDENT | ZONE | N D. | Y. | C/1 CORE | en Bha Bha | P A R | (NIT COST |
| | | 16 | RN55DIOROF | RESISTOR, IOD, ± 1%, 1/8W | CORNING | 16299 | | 27 | A | | | Π | |
| | | | | | | | | 2B | | | | | |
| | | 3 | RN55D5620F | 562 D | | 16299 | | 29 | A | | | | |
| | | Ι. | RN55D1001F | IK | | 16299 | | 30 | Fi | | | | |
| | | 16 | RN55D2741F | 2.74 K, ±1%, 1/8 | W CORNING GLASS | 16299 | | 31 | A | | | | |
| | | 10 | RC07GF220J | 22 <i>L</i> , ±5%, '/4 | W MIL-R-II | | | 32 | А | | | | |
| | | 1 | RC07GF151J | 150 IL | | | | 33 | A | | | | |
| | | | | | | | | 34 | | | | | |
| | , | 32 | RLD7GF390J | Ω <i>Ε</i> ξ | | | | 35 | A | | | | |
| | | 39 | FC07GF470J | 47 <u>n</u> | | | | 36 | ٨ | | | | |
| | | 3 | RCD7GFIDIJ | 100N | 9 | | | 37 | A | | | | |
| X2 | | 2 | RCD7GF22IJ | 22D IL | | | ł | 38 | A | | | | 1 |
| | | 6 | RC07GF331 J | RESISTOR, 330 1 ±5%, % | W MIL-R-II | | | 39 | A | | | | |
| | | 6 | RC07GF47IJ | RESISTOR, 470 52, ±5%, 1/4 | W MIL-R-II | | | 40 | A | Π | | | |
| XZ | | 4 | RCOTGFID2J | IK | P | | | 41 | A | | | Π | |
| | | 2 | RCD7GF222J | 2.ZK | | | | 42 | A | | energian geboolken | | an and ship of the |
| | | 2 | RCOTGF.332J | 3,3К | | | | 43 | A | | ***** | Π | |
| | | 7 | RC07GF472J | 4.7K | | | | 44 | A | | | Π | |
| | | 2 | RCD7GFID3 J | IOK , ±5%, 1/4 | W | | · | 45 | Ą | | | Π | **** |
| | | 1 | RNGDD4GR4F | 46.4_fL,±1%,'/4 | W | | | 46 | A | | ******* | Π | urian and a second s |
| | · | 32 | RC20GF 750J |) 75_R,±5%,½ | W | | | 47 | A | | | Π | |
| 1 | | 2 | RC2OGF22IJ | 220 Л | | | | 48 | A | | **** | Π | |
| -† | | 2 | RCZOGF391J | 390 R, ±5%, 1 | 2W | | | 49 | A | | an a | Π | |
| 1 | | ١ | RLOTGF681J | 680 L, ±5%, 1 | 4W | | | 50 | A | | | Π | |
| -+ | | | R(42GF101) | RESISTOR, 100 12, ±5%, 21 | V MIL-R-II | | | 51 | A | | | Π | ********** |
| | | • | | | | | | | | | | | |

The information hereon is the property of PLESSEY MEMORIES IN-CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

CODE IDENT NO. DWG NO. SIZE

A SCALE 52648

MA 700945 REV

SHEET B-4

FORM 000021

| | Ö T E | QTY REQU | PART OR IDENTIFYING NO. | NOMENCLATURE OR | DESCRIPTION | SPECIFICATION | CODE IDENT NO. | ZONE | 1 N N O. D | S Y c/I M code | 111/4 601 186489 | P A R | UN FT COST |
|---|-------------|------------------------------|----------------------------|----------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|------------------------|----------------------|---------------------------------------------|------------------|----------------------|------------------------|-------------|-----------------------------------------------------------------------------------------------------------------|
| F | 4 | 2 | M18-N | RESISTOR, 7.5.1. | ±1%,2.5W,WW,NI | C.F. | 21551 | Mar 109 109 109 109 109 109 109 109 109 109 | 53 | 4 | | | |
| F | | e construite des construites | | • | no ten 46 600 ki no di konstruari, a grappina di sti di kanta kan da di konst | | | | 54 | | | | |
| T | |) | M30 | 52.IL; | ±5%,5W,WW | C F ELECTRONICS | 21551 | | 55 | A | | | |
| | | | | | | · | | | 56 | | | | |
| | | 16 | M30-N | 1Z.I.,5 | ₩,±1%,5₩,₩₩,ΝΙ | C.F. ELECTRONICS | 21551 | | 57 | 9 | | | |
| | | | | | | | | | 58 | | | | |
| | |) | 3005P-1-103 | RESISTOR , VARIAI | BLE,IOK,±10% WIREWOUND | BOURN S | 80294 | | 59 | A | | | |
| | | | | | | | | | 60 | | | | |
| | | 1 | CDI 5 CD 100 J 03 | CAPACITOR , ID P | f ±5% | CORNELL DUBILIER | 93730 | | 61 | 4 | | | |
| Γ | | 2 | CDI5ED <i>2203</i> 03 | 22P | £ | 4 | 93730 | | 62 | Ą | | | |
| | Τ | 1 | CDI5ED470J03 | 47 F | ?f | | 93730 | | 63 | 7 | | | |
| | 1 | 21 | CDISFDIOI JO3 | 1001 | 5ł | | 93730 | | 64 | A | | Π | ******* |
| | T | 1 | CD15FD221J03 | CAPACITOR 220 | Pf ±5% | DUBILIER | 93730 | | 65 | 9 | | Π | In the second |
| | Τ | 16 | K065 K 272 K | CAPACITOR 2700 | Pf 200V ± 10% | KEMET | 05 397 | ***** | 66 | A | | Π | |
| Ī | T | 23 | CO69B16DE 103Z | .01Uf | 16V 18 0-20% | SPRAGUE | 05571 | ******** | 67 | A | | | |
| Γ | | 21 | 150D 475X DOIDA2 | 4.TU+ | 10V ± 20% | SPRAGUE | 05571 | | 68 | Ą | | | |
| | | 18 | 150D 156X 0020B2 | CAPACITOR 15U | f 20V ± 20% | SPRAGUE | 05571 | | 69 | 4 | | | |
| | | i | CK05BX10ZK | CAPACITOR 1000 |) pf 2001 ± 10% | MIL-2-11015 | | | 70 | A | | | |
| | - | 38 | 2N3725 | TRANSISTOR | lan han ber en falle einen an den konstruktion frei fan han eine van staat staat de versten | T,I. | 01295 | ••••• | 71 | 4 | | | |
| | | 6 | ZNZ369A | TRANSISTOR | | T.I. | 01795 | , | 72 | Ą | | | a mangappa |
| | | 10 | 2N2905 | TRANSISTOR | | T.L. | 01.295 | | 73 | 9 | | | |
| | | | | | | | | | 74 | | | Π | |
| | T | 13 | DH3725CN | TRANSISTOR | QUAD | NATIONAL SEMI-COND. | 27014 | | 75, | 9 | | | |
| | | | | | | | | | 76 | | | | |
| | | 22 | 132300-003 | TRANSFORMER | MODULE | | | | 77 | 9 | | | ***** |
| | Τ | naikilisti fakisi | | entre andre entre engen i a gen Statue Constante et ferson ant per canto de Constante et Constante | | | | | 78 | | | П | |

The information hereon is the property of PLESSEY MEMORIES IN-CORFORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

| SIZE | CODE | IDENT NO. | DWG | NO. |
|------|------|-----------|-----|-----|
|------|------|-----------|-----|-----|

REV

A 52648 SCALE

<u>MA 70094</u>5 SHEET B-5

| | N | ОТУ | PART OR | | | CODE | | F | s | | C/1 US | AGE | |
|-----------|------------------------------------------|----------------------------------------|-----------------|--------------------------------------------------------|----------------------------------------|--------------|------|------------|--------|-------------|----------------------------------------------------------------------------------------------------------------|-------------|------------------------------------------|
| | Ť | REQO | IDENTIFYING NO. | NOMENCLATURE OR DESCRIPTION | SPECIFICATION | IDENT NO. | ZONE | H C. D | ۲ M | C/1 CODE | en Gh Rand | P A R | 94 FT 6857 |
| | an a | 8 | 100013-001 | RESISTOR MODULE, 1500 | CT5 NO 964-2 | 11236 | | 79 | A | | | | |
| | | 7 | 100013-002 | RESISTOR MODULE, 470 | CTS NO 964-1 | 11236 | | 80 | A | | | | |
| | | 2 | 100013-008 | RESISTOR MODULE, 47 SL | NAT. ENG. NE7309-C57 | | | 81 | A | | | | |
| | | 4 | 700042-101 | DIODE MODULE, COMMON "C" | | | | 82 | B | | | Π | |
| | | 12 | 700042-100 | DIDDE MODULE, COMMON "A" | | | | 83 | В | | | Π | |
| | | 67 | 138000-001 | DIODE, HIGH CONDUCTANCE | | | | 84 | A | | verbindin förgradigade om | Π | |
| | | ١ | IN75IA | DIODE, ZENER 5.1V | T.L | 01295 | | <i>8</i> 5 | A | | | Π | |
| T | | | | | | | | 86 | | | | П | |
| | | 1 | TM-1/4 | THERMISTOR, IK, ±5% | TI | 01295 | | 81 | A | | | | ************* |
| | | | | | · | | | 88 | | | | | |
| T | | Z | WEE-22 | CHOKE, 22 ULA, ± 10% | NYTRONICS | 43543 | | 89 | A | | an a shink the | | |
| 1 | | | | | | | | 90 | | | 40 + 16 4 da ante da a | | |
| ╉ | | 1 | CSA 3100-168 | SOCKET, 16 PIN | SAE. | 31514 | | 91 | A | | | | |
| T | | AR | 5951 | WIRE, 30 AWG, SOLID COND., KYNAR INSUL., COLOR: WHT | ALPHA WIRE OR EQUIV. | 29172 | | 92 | 9 | 1 | | Ħ | innantjoggruppindi |
| T | | ******** | · · · | | | | | <u>9</u> 3 | | | | T | |
| T | | - T | 700346-001 | BUS BAR (16 CONDUCTOR) | | | | 94 | в | | | Ť | |
| T | | 48 | 10079 | TRANSIPAD (TO-5) | MILTON ROSS | 07047 | | 95 | A | | | T | |
| T | | 6 | 10216 | TRANSIPAD (TO-18) | MILTON ROSS | 07047 | | 96 | A | | | T | ******* |
| 3 | | 7 | R-62-3 | BEAD DINS | MOLEX | 27264 | | 97 | | | | T | an a |
| \dagger | | 2 | 70 0330- | HANDLE-EXTRACTOR | | | | 98 | В | | | T | |
| T | | 2 | 700331- | SPACER | | | | 99 | B | | | T | at digita sanggara |
| ╋ | | ************************************** | | | ¥5, | | | 100 | | \uparrow | | \uparrow | |
| \dagger | | AR | TYPE 7342 | ELECTRICAL TAPE, 3/8 INCH WIDE | Mystik Div Borden (Hem | 88301 | | 101 | A | | | T | -cathority in Birmon |
| T | | | | | | | | | | | | T | |
| \dagger | | | · · · · | | ************************************** | | | | | + | | T | |
| + | \rightarrow | | | | | | | | | + | | + | |

| The | information | hereon is | the prop | perty of | PLESSEY | MEMOF | IES IN- |
|------|----------------|-------------|-------------|-----------|---------------|------------|----------|
| COR | PORATED. | Transmitta | al, receipt | t, or pos | session of | the info | ormation |
| does | not comply, | license, or | r imply ar | ny rights | to use, sell, | , or man | ufacture |
| from | i this informa | ation and r | no reprod | uction or | publicatio | n of it, i | in whole |
| or p | art, shall be | a made wi | ithout wr | itten aut | horization | from Pl | LESSEY |
| MEN | AORIES, INC | ÷. | | | | | |

| SIZE | CODE IDENT NO. | DW | G NO. |
|-------|----------------|----|-------|
| Α | 52648 | MA | 70094 |
| SCALE | REV | | |

MA 700945 REV

SHEET B-6

¢

¥



Appendix C Schematic Diagrams

| The information hereon is the property of PLESSEY MEMORIES IN- | SIZE |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | Α |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCAL |

| | CODE IDENT NO. | DWG | NO. | | | |
|---|----------------|-----|------|-------|-----|--|
| | 52648 | MA | 7009 | 45 | | |
| Ε | REV | | | SHEET | C-1 | |

| - | | | | | | | |
|---|---|---|---|----|----|----|---|
| - | о | R | м | 00 | 00 | 21 | l |



| | | | | | | | X | 511 | VK | | | | | | | | |
|----------------------|---|----|-----|-----|-----|-----|-----|-----|-----|----|-----|-----|-----|-----|-----|-----|-----|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | // | 12 | 13 | 14 | 15 |
| X | 0 | 0 | 4 | 8 | 12 | 16 | 20 | 24 | 28 | 32 | 36 | 40 | 44 | 48 | 52 | 56 | 60 |
| D | 1 | 1 | 5 | 9 | 13 | 17 | 21 | 25 | 29 | 33 | 37 | 41 | 45 | 49 | 53 | 57 | 61 |
| <i>K</i> <i>I</i> | 2 | 34 | 38 | 42 | 46 | 50 | 54 | 58 | 62 | 2 | 6 | 10 | 14 | 18 | 22 | 26 | 30 |
| VE | Э | 35 | 39 | 43 | 47 | 51 | 55 | 59 | 63 | 3 | 7 | 11 | 15 | 19 | 23 | 27 | 31 |
| | 4 | 64 | 68 | 72 | 76 | 80 | 84 | 88 | 92 | 9% | 100 | 104 | 108 | 112 | 116 | 120 | 124 |
| | 5 | 65 | 69 | 73 | 77 | 81 | 85 | 89 | 93 | 97 | 101 | 105 | 109 | 113 | 117 | 121 | 125 |
| | 6 | 98 | 102 | 106 | 110 | 114 | 118 | 122 | 126 | 66 | 70 | 74 | 78 | 82 | 86 | 90 | 94 |
| | 7 | 99 | 103 | 107 | /// | 115 | 119 | 123 | 127 | 67 | 71 | 75 | 79 | 83 | 87 | 91 | 95 |

CORE STACK X LINES

| | | - | | Y | 5/1 | IK | | | |
|---|---|----|----|----|-----|----|----|----|----|
| | • | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Y | 0 | 0 | 1 | 4 | 5 | 8 | 9 | 12 | 13 |
| D | 1 | 16 | 17 | 20 | 21 | 24 | 25 | 28 | 29 |
| K | 2 | 2 | 3 | 6 | 7 | 10 | | 14 | 15 |
| V | 3 | 18 | 19 | 22 | 23 | 26 | 27 | 30 | 31 |
| [| 4 | 32 | 33 | 36 | 37 | 40 | 41 | 44 | 45 |
| | 5 | 48 | 49 | 52 | 53 | 56 | 57 | 60 | 61 |
| | 6 | 34 | 35 | 38 | 39 | 42 | 43 | 46 | 47 |
| | 7 | 50 | 51 | 54 | 55 | 58 | 59 | 62 | 63 |

Y SINK 10 11 12 13 .73 Y 68 69 DRIVE 84 85 86 87 104 105 113 116 117 120 121 106 107 102 103 /// 122 123 126 STACK "B"

STACK "A"

CORE STACK Y LINES

| The information hereon is the property of PLESSEY MEMORIES IN- CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SIZE A SCALE | CODE IDEN 52648 | NT NO. | DWG NO. MA 700945 | 5 SHEET | C-3 |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|--------------------|--------|----------------------|------------|-----|
| FORM 000021 | Ą | | | | | |

| PIN NO. | FUNCTION | PIN NO. | FUNCTION | PIN NO. | FUNCTION | PIN NO. | FUNCTION |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|
| 1 | X50 | 21 | Y54 | 41 | .((0 | 61 | 59B+ |
| 2 | X51 | 22 | 455 | 42 | 661 | 62 | 598- |
| 3 | X52 | 23 | Y56 | 43 | 662 | 63 | I9B |
| 4 | X53 | 24 | Y57 | 44 | <i>CL3</i> | 64 | OV |
| 5 | X54 | 25 | Y58 | 45 | 664 | 65 | 510A+ |
| 6 | X55 | 26 | Y59 | 46 | 665 | 66 | 510A- |
| 7 | X56 | 27 | 4510 | 47 | 666 | 67 | IIOA |
| 8 | X57 | 28 | 4511 | 43 | 667 | 68 | 510B+ |
| 9 | X58 | 29 | 4512 | 49 | BIAS | 69. | 510B- |
| 10 | X59 | 30 | Y513 | 50 | OV | 70 | IIOB |
| | X510 | 31 | 4514 | 51 | OV | 71 | 511A+ |
| 12 | X511 | <i>32</i> | 4515 | 52 | 5.8A + | 72 | 511A- |
| 13 | X512 | 33 | CAO | 53 | 58A - | •73 | IIIA |
| 14 | X513 | 34 | CAI | 54 | I8A | 74 | 511B+ |
| 15 | X514 | 35 | CA2 | 55 | 538+ | 75 | 511B- |
| 16 | X515 | 36 | CA3 | 56 | 588- | 76 | IIIB |
| 17 | 450 | 37 | CA4 | 57 | I8B | 17 | 512A+ |
| 18 | Y51 | 33 | CA5 | 58 | 59A+ | 78 | 512A- |
| 19 | 452 | 39 | CA6 | 59 | 59A- | 79 | IIZA |
| 20 | Y53 | 40 | CA7 | 60 | I9A | 80 | 5128+ |
| Procession and and and and and and and and and an | diversity was as a second a subsecond | 6 | hannen | General and and a second secon | have we want the second second | barren | |
| PIN NO. | FUNCTION | PIN NO. | FUNCTION | PIN NO. | FUNCTION | PIN NO. | FUNCTION |
| PIN 140. 81 | FUNCTION 512B - | PIN NO. 101 | FUNCTION IISB | PIN NO. 121 | -UNCTION 55B+ | PIN NO. 141 | FUNCTION I2B |
| PIN 140. 81 82 | FUNCTION SI2B- II2B | PIN NO. 101 102 | FUNCTION II5B OV | PIN NC. 121 122 | -ÛNCTION 558+ 558- | PIN NO. 141 142 | FUNCTION I2B OV |
| PIN NO. 81 82 83 | FUNCTION 512B - I 12B 513A+ | PIN NO. 101 102 103 | FUNCTION II5B OV OV | PIN NC. 121 122 123 | ÉÜNCTION 558+ 558- 158 | PIN NO. 141 142 143 | FUNCTION I2B OV SIA+ |
| PIN NO. 81 82 83 84 | FUNCTION 512B - 112B 513A+ 513A- | PIN NO. 101 102 103 104 | FUNCTION II5B OV OV OV | PIN NO. 121 122 123 124 | -UNCTION 55B+ 55B- 15B 54A+ | PIN NO. 141 142 143 144 | FUNCTION I2B OV SIA+ SIA- |
| PIN / K. 81 82 83 84 85 | FUNCTION 512B - 112B 513A+ 513A - 113A | PIN NO. 101 102 103 104 105 | FUNCTION 1158 OV OV OV OV 57A+ | PIN NC. 121 122 123 124 125 | -UNCTION 558+ 558- 158 54A+ 54A- | PIN NO. 141 142 143 144 144 | FUNCTION I2B OV SIA+ SIA- IIA |
| PIN 140. 81 82 83 83 84 85 86 | FUNCTION 5128 - 1128 513A+ 513A- 113A 5138+ | PIN NO. 101 102 103 104 105 106 | FUNCTION II5B OV OV OV STA+ STA- | PIN NC. 121 122 123 124 125 126 | -UNCTION 558+ 558- 158 544+ 544- 144 | PIN NO. 141 142 143 144 145 146 | FUNCTION 12B OV 5/A+ 5/A- 1/A 5/B+ |
| PIN NO. 81 82 83 84 85 84 85 84 87 | FUNCTION 5/28 - 1/28 5/3A+ 5/3A - 1/3A 5/38+ 5/38 - | PIN NO. 101 102 103 104 105 106 107 | FUNCTION II5B OV OV OV 57A+ 57A- I7A | PIN NC. 121 122 123 124 125 126 126 | -UNCTION 558+ 558- 158 54A+ 54A- 14A 548+ | PIN NO. 141 142 143 144 145 146 147 | FUNCTION 12B OV 51A+ 51A- 11A 51B+ 51B- |
| PIN NC. 81 82 83 84 85 86 87 88 | FUNCTION 5/28 - 1/28 5/3A+ 5/3A - 1/3A 5/38+ 5/38- 1/38 | PIN NO. 101 102 103 104 105 104 105 106 107 108 | FUNCTION I/5B OV OV OV 57.4+ 57.4- I7.4 57.8+ | PIN NC. 121 122 123 124 125 126 121 128 | -UNCTION 558+ 558- 158 54A+ 54A- 14A 548+ 548- | PIN NO. 141 142 143 144 144 145 146 146 147 148 | FUNCTION 12B OV 5/A+ 5/A- 1/A 5/B+ 5/B+ 5/B- 1/B |
| PIN NO. 81 82 83 84 85 84 85 86 87 88 88 89 | FUNCTION 5128 - 1128 513A+ 513A- 113A 5138+ 5138- 1138 0V | PIN 110 101 102 103 104 105 104 105 106 107 108 109 | FUNCTION II5B OV OV OV 57A+ 57A- I7A 57B+ 57B- | PIN NC. 121 122 123 124 125 126 127 128 129 | -UNCTION 558+ 558- 158 544+ 544- 14A 548+ 548- 14B | PIN NO. 141 142 143 144 145 144 145 144 147 148 149 | FUNCTION 12B OV 5/A+ 5/A- 1/A 5/B+ 5/B+ 5/B- 1/B 5/0A+ |
| PIN NO. 81 82 83 84 85 84 85 84 85 87 88 89 90 | FUNCTION 5/28 - 1/28 5/34+ 5/34- 1/34 5/38+ 5/38- 1/38 0V 5/44+ | PIN 110 101 102 103 104 105 106 107 108 109 110 | FUNCTION I/5B OV OV OV 57A+ 57A- I7A 57B- I7B- I7B | PIN NC. 121 122 123 124 125 126 127 128 129 130 | -UNCTION 558+ 558- 158 544+ 544- 14A 548- 148 53A+ | PIN NO. 141 142 143 144 145 146 145 146 147 148 149 150 | FUNCTION 12B OV 5/A+ 5/A- 1/A 5/B+ 5/B- 1/B 50A+ 50A- |
| PIN NO. 81 82 83 84 85 84 85 84 87 88 89 90 91 | FUNCTION 5/28 - 1/28 5/3A+ 5/3A- 1/3A 5/38+ 5/38- 1/38 0V 5/4A+ 5/4A+ | PIN NO. 101 102 103 104 105 106 107 108 109 110 111 | FUNCTION II5B OV OV OV 57A+ 57A- I7A 57B+ 57B- I7B 56A+ | PIN NC. 121 122 123 124 125 126 127 128 129 130 131 | -UNCTION 558+ 558- 158 54A+ 54A- 14A 54B+ 54B+ 54B- 14B 53A+ 53A+ | PIN NO. 141 142 143 144 145 144 145 146 147 148 149 150 151 | FUNCTION I2B OV SIA+ SIA- IIA SIB+ SIB- IIB SOA+ SOA- IOA |
| PIN NO. 81 82 83 84 85 86 87 88 89 90 91 92 | FUNCTION 5/28 - 1/28 5/3A+ 5/3A- 1/3A 5/38+ 5/38- 1/38 0V 5/4A+ 5/4A- 1/4A | PIN NO. 101 102 103 104 105 104 105 106 107 108 109 110 111 111 112 | FUNCTION II5B OV OV OV 57A+ 57A- I7A 57B+ 57B+ 57B- I7B 56A+ 56A- | PIN NC. 121 122 123 124 125 126 127 128 129 130 131 132 | EUNCTION 558+ 558- 158 54A+ 54A- 14A 548+ 548- 14B 53A+ 53A- 13A | PIN NO. 141 142 143 144 144 145 144 145 144 147 148 149 150 151 152 | FUNCTION I2B OV SIA+ SIA- IIA SIB+ SIB- IIB SOA+ SOA- IOA SOB+ |
| PIN NO. 81 82 83 84 85 86 87 88 89 90 91 92 93 | FUNCTION 5/28 - 1/28 5/3A+ 5/3A- 1/3A 5/38+ 5/38- 1/38 0V 5/4A+ 5/4A+ 5/4A- 1/4A 5/48+ | PIN 110 101 102 103 104 105 104 105 106 107 108 109 110 111 112 113 | FUNCTION I/5B OV OV OV OV 57A+ 57A- I7A 57B+ 57B- I7B 50A+ 56A- I6A | PIN NC. 121 122 123 124 125 126 127 128 129 130 131 132 133 | -UNCTION 558+ 558- 158 544+ 54A- 14A 548- 148 53A+ 53A+ 53A- 13A 538+ | PIN NO. 141 142 143 144 145 144 145 146 147 148 149 150 151 152 153 | FUNCTION 12B OV 5/A+ 5/A- 1/A 5/B+ 5/B- 1/B 50A+ 50A+ 50A- 10A 50B+ 50B+ 50B- |
| PIN NO. 81 82 83 84 85 84 85 84 85 84 87 88 89 90 91 92 93 94 | FUNCTION 5/28 - 1/28 5/3A+ 5/3A- 1/3A 5/38+ 5/38- 1/38 0V 5/4A+ 5/4A+ 5/4A- 1/4A 5/48+ 5/48- | PIN 110 101 102 103 104 105 104 105 106 107 108 109 110 111 112 113 114 | FUNCTION IISB OV OV OV STA+ STA- ITA STB+ STB- ITB SGA+ SGA+ SGA+ SGA+ SGB+ | PIN NC. 121 122 123 124 125 126 127 128 129 130 131 132 133 134 | -UNCTION 558+ 558- 158 544+ 544- 14A 548+ 548- 148 53A+ 53A+ 53A+ 13A 538+ 538- | PIN NO. 141 142 143 144 145 144 145 146 147 148 149 150 151 152 153 154 | FUNCTION 12B OV 5/A+ 5/A- 1/A 5/B+ 5/B- 1/B 50A+ 50A+ 50A- 10A 50B+ 50B- 10B |
| PIN NO. 81 82 83 84 85 84 85 84 85 84 87 88 89 90 91 92 93 94 95 | FUNCTION 5/28 - 1/28 5/3A+ 5/3A- 1/3A 5/38+ 5/38- 1/38 0V 5/4A+ 5/4A- 1/4A 5/48+ 5/48- 1/48 | PIN NO. 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 | FUNCTION II5B OV OV OV 57A+ 57A- I7A 57B+ 57B+ 57B- I7B 56A+ 56A+ 56A+ 56A+ 56B+ 56B+ | PIN NC. 121 122 123 124 125 126 127 128 129 130 131 130 131 132 133 134 135 | -UNCTION 558+ 558- 158 54A+ 54A- 14A 54B+ 54B- 14B 53A+ 53A- 13A 53B+ 53B- 13B | PIN NO. 141 142 143 144 145 144 145 144 147 148 149 150 151 152 153 154 155 | FUNCTION 12B OV 51A+ 51A- 11A 51B+ 51B- 11B 50A+ 50A- 10A 50B+ 50B+ 50B- 10B OV |
| PIN NO. 81 82 83 84 85 84 85 84 85 84 87 88 89 90 91 92 93 94 95 96 | FUNCTION 5/28 - I/2 B 5/3A+ 5/3A- I/3A 5/3B+ 5/3B- I/3B OV 5/4A+ 5/4A- I/4A 5/4B+ 5/4B- I/4B 5/5A+ 6/54+ | PIN NO. 101 102 103 104 105 104 105 106 107 108 109 110 111 112 113 114 115 115 | FUNCTION II5B OV OV OV 57.4+ 57.4- I7A 57.8+ 57.8+ 57.8+ 57.8+ 57.8+ 57.8+ 56.4+ 56.4+ 56.8+ 56.8+ 56.8- I6B | PIN NC. 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 136 | -UNCTION 558+ 558- 158 54A+ 54A- 14A 548+ 548- 14B 53A+ 53A- 13A 538+ 538+ 538- 138 538+ 538- 138 | PIN NO. 141 142 143 144 145 144 145 144 147 148 149 150 151 152 153 154 155 156 | FUNCTION I2B OV SIA+ SIA- IIA SIB+ SIB- IIB SOA+ SOA- IOA SOB+ SOB+ SOB- IOB OV OV |
| PIN NC. 81 82 83 84 85 84 85 84 85 84 85 89 90 91 92 93 94 95 96 97 92 93 94 95 96 97 | FUNCTION 5/28 - 1/28 5/3A+ 5/3A- 1/3A 5/38+ 5/38- 1/38 0V 5/4A+ 5/4A- 1/4A 5/48+ 5/48- 1/48 5/5A+ 5/5A- | PIN NO. 101 102 103 104 105 104 105 106 107 108 109 110 111 112 113 114 115 116 117 | FUNCTION I/5B OV OV OV 57A+ 57A- I7A 57B- I7B 50A+ 50A+ 50A+ 50A+ 50A+ 50A+ 50A+ 50A+ 50A+ 50A+ 50B- I0A | PIN NC. 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 134 135 136 137 | FUNCTION 558+ 558- 158 544+ 544- 14A 548+ 548- 148 534+ 53A- 13A 538+ 538- 138 528+ 524- 524- | PIN NO. 141 142 143 144 145 144 145 144 145 144 147 148 149 150 151 152 153 154 155 156 | FUNCTION I2B OV SIA+ SIA- IIA SIB+ SIB- IIB SOA+ SOA+ SOB+ SOB+ SOB+ SOB- IOB OV OV |
| PIN NO. 81 82 83 84 85 84 85 84 85 84 85 84 85 89 90 91 92 93 94 95 96 97 98 | FUNCTION 5/28 - I/2 B 5/3A+ 5/3A- I/3A 5/3B+ 5/3B- I/3B OV 5/4A+ 5/4A- I/4A 5/4B- I/4B 5/5A- I/5A C/52+ | PIN NO. 101 102 103 104 105 104 105 106 107 108 109 110 111 112 113 114 115 114 115 116 117 118 | FUNCTION IISB OV OV OV STA+ STA- ITA STB+ STB- ITB SUA+ SUA+ SUA+ SUB- IUA SUB+ SUB- IUB OV SSA+ | PIN NC. 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 129 | -UNCTION 558+ 558- 158 544+ 544- 14A 548+ 548- 148 53A+ 53A- 13A 538+ 538- 138 52A+ 52A- 12A | PIN NO. 141 142 143 144 145 144 145 146 147 148 149 150 151 152 153 154 155 156 | FUNCTION 12B OV 5/A+ 5/A- 1/A 5/B+ 5/B- 1/B 50A+ 50A- 10A 50B+ 50B- 10B OV OV |
| PIN NO. 81 82 83 84 85 84 85 84 85 84 85 84 85 84 85 84 85 84 85 84 85 84 85 84 87 88 89 90 91 92 93 94 95 96 97 98 97 93 | FUNCTION 5/28 - I/28 5/3A+ 5/3A- I/3A 5/38+ 5/38- I/38 OV 5/4A+ 5/4A- I/4A 5/48+ 5/48- I/48 5/5A- I/5A 5/58+ 6/58+ | PIN NO. 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 | FUNCTION II5B OV OV OV S7A+ S7A- I7A S7B+ S7B- I7B S6A+ S6A+ S6B+ S6B+ S6B+ S6B+ S6B+ S6B+ S6B+ S6B- I6B OV S5A+ S5A- | PIN NC. 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 134 135 136 137 138 139 | -UNCTION 558+ 558- 158 544+ 544- 14A 548+ 548- 14B 53A+ 53A- 13A 538+ 538- 138 528+ 52A+ 52A+ 52A+ 52A+ 528+ 12A | PIN NO. 141 142 143 144 145 144 145 144 147 148 149 150 151 152 153 154 155 156 | FUNCTION 128 OV 51A+ 51A- 11A 51B+ 51B- 11B 50A+ 50A- 10A 50B+ 50B+ 50B- 10B OV OV |

PIN FUNCTION CHART

| The information bereon is the property of PLESSEY MEMORIES IN- | SIZE | CODE IDENT NO | DWG NO. | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------|-------|---------------|----------|-------|-----|
| CORPORATED. Transmittal, receipt, or possession of the information | | | | | |
| does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole | A | 52648 | MA 70094 | 5 | |
| or part, shall be made without written authorization from PLESSEY MEMORIES, INC. | SCALE | REV | | SHEET | C-4 |

Ą





Assembly Drawing

The information hereon is the property of PLESSEY MEMORIES IN-CORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

| SIZE | CODE IDEN | IT NO. | DWG NO. | | | |
|-------|-----------|--------|----------|-------|-----|---|
| A | 52648 | | MA 70094 | 15 | | |
| SCALE | | REV - | | SHEET | C-6 | ŀ |

| | The information harrow is the property of PLESSEY MEMORIES IN- | 9 | 2 | * | 4 | | 3 |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|---------------------------------------------------------|-----------------------|-----------------|---------------|------------------------------------------|
| | CORPORATED: Transmittal impediation of southable in terminities intermediate of the southable of the southab | SIDE I SIDE 2 BUS INITL A 750 M | | SIDE2 | -1 ' | | |
| | | INTR C B | | B -15V | | | |
| | LAST DESIGNATION USED | BUS DØØL C ØV | 0 | C ØV | 1 | | |
| | CAPACITOR C109 | DØ2L D BUB DØLL | | | 1 | x. | |
| D | CHOKE L2 H | | 00 | | | | |
| ì | DIODE CR68 U | DØSL H DO7L | | H | | | |
| ł | DIODE MODULE CRUIG | DIOL J DOOL | | 1 | 1 INITIAL | MEMORY | TBI |
| 1 | INTEGRATED CIRCUIT UB2 2 | DIZL K DILL | Z U | | ADDRESS | SIZE | 16151 |
| 1 | RESISTOR R233 2 | BUS DI4L L DI3L | | | I C | 16K 4 | $ \hat{\mathbf{x}} \hat{\mathbf{x}}$ |
| | RESISTOR MODULE RUIT | N PBL 12 | | | | BOTH 2 | |
| 1 | SENSISTOR RT | P BBSYL | | | AK | 8K 4 | |
| | TRANSISTOR Q54 | R SACKL | | R | Ĵ | BOTH 2 | . X |
| | TRANSISTOR MODULE QUIZ | S NPRL | | | <u>א</u> | BOTH 7 | <u> </u> |
| l – | TRANSFORMER MODULETU22 | | | | | IGK 4 | · ; |
| | | | | v | | BOTH 7 | |
| ſ | | () | | | - 12K | BK 4 IGK 4 | |
| i | NOT USED | 2 A +5V 3 4 | • • • | • | | BOTH 2 | |
| | CIB, 21, 22,58 CAPACITOR | В | | | IGK | BK 4 | |
| | B109-115 K4 | ZIBREL C ØV | | | | BOTH 2 | |
| C | LISS RESISTOR | | | | 204 | BOTH 7 | ╫╫┼ |
| ₽ I | | ACLOLIN F BUS DCLOL | REF GATES | SED PART | 202 | | |
| | RUI, RUE RESISION MODILE | BUS AQIL H AOOL | DESIG PER TOT | AL NUMBER | | 3 | |
| ł | | AØ3L J AØ2L | 027 3/4 | SN74HIØN | 24K | BK 4 | |
| i j | 2 | | | SN7410N | | 2 | |
| | AØCICØ MODE DEFINITION 2 | Adge / M Adge | | 5N /4-HØ8N | | | |
| - | XHH DATI READ RESTORE | AIL N AIOL | | SN74100N | | | |
| - | X H L DATIP READ | AI3L P AIZL | | | | | |
| | X L H DATO CLEAR-WRITE | RISL R AI4L | | | | | |
| 4 | HILL DATO BOCIEAR WRITE BYTE O | OV T CIL | | | | | |
| 1 | LILL DATO BUCIEAR WRITE BYTE L | BUS SSYNL U BUS COL | | | | | |
| | | BUS MSYNL V | | | | | |
| | | | | | | | |
| R | (1) NORMAL OPERATION: JUMPER A TO B, CTO I | <i>⊃</i> , | | | | | |
| | | | | | | | |
| | C TO B. | 5 G , | | | | | |
| | IGK INTERLEAVE OPERATION: JUMPERC | TOF | | | | | |
| | ADD JUMPER WI FOR BIK OPERATION. | | | | | | |
| | ADD JUMPER WE FOR MEMORY PROTECTION | | | | | | |
| | 5 FOR 56-72K OPERATION ADD IK RESISTON | ₹ [,] | | | | | |
| | AND USE 700066-164 STRAPPING PLUG, | 001 E | | | | | 1 |
| | VALUES ARE DAB SET PER TEST SPEL IS N | | 1 | | | | |
| **** | 13 +SV USED FOR TERMINATION ONLY. | | | | | | |
| | ILY SIGNALS ASSIGNED IN UNIBUS BUT NOT USED IN THIS MEN | IORY. | | | | | |
| | ON CONNECTOR D'ONLY, PINA IS CONNECTED TO B ON F | RONT | | 1 | Ⅰ ++ | | |
| | EXTERNAL POTENTIOMETER USED TO CONTROL | WHEN STRAPPING PLUG | S 700066-162 THROUG | - - | | NOT | |
| | X AND Y DRIVE LINES DURING MEMORY TEST. | - FROM M TO N AND AD | D JUMPER FROM N TO P | • • | PART/ASSY NO. 8 | QTY PER ASSY | Right Concerns of |
| | 3. TRANSFORMER DEVICES NOTED, TU ARE 100003-00 | IN ADDITION, FOR 56K- | ZK (STRAPPING PLUG | | DADT /ACCV | REVITE | DO NO |
| | 7. ALL TRANSISTORS ARE 2N3725. | 700066-164) REMON | E CIRCUIT (ETCH) FROM | ግ | PARI/ASST | | COUNTERBOR |
| | 6 ALL DIODES ARE 100000 | AND WINDER 'V' TO LE | OR OPERATION OF MAYNA | <i>.</i> | | + | REMOVE AL |
| A | A DECISTANCE VALUES ADE IN OWAS +E% VAN | CAUTION: DO NOT INSTA | LL THIS JUMPER IF MEMO | -Y | | | ROUGHNESS |
| A | 4. RESISTANCE VALUES ARE IN URN'S 1976,1141. | | A PM. ENJORC BACK PLA | NE. | | | -TANDARD HC |
| A | 3. CAPACITANCE VALUES ARE IN UF +80, -20%. | IS TO BE INSTALLED INTO | CREWFILLON CORRECTOR | | | | TOLERANCES |
| | 3. CAPACITANCE VALUES ARE IN UF $+80, -20\%$. 2. CAPACITANCE TOLERANCE AND VOLTAGES ARE AS FOLLOWS: PF $\pm 5\%, 100V$; 4.7UF, $\pm 20\%, 10V$; 15UF, $\pm 20\%, 20V$. | B FOR IGK MEMORY, G TO | H CONNECTED (ETCH); H TO | J IS OPEN. | SK700945-10 | OPMIII6B | TOLERANCES |
| | A. RESISTANCE VALUES ARE IN UF +B0, -20%. CAPACITANCE VALUES ARE IN UF +B0, -20%. CAPACITANCE TOLERANCE AND VOLTAGES ARE AS FOLLOWS: PF ±5%, 100V; 4.7UF, ±20%, 10V; 15UF, ±20%, 20V. FOR ASSEMBLY DWG SEE TOO945. MATES: UNLESS OTHERWISE OPECIMIED: | FOR BE MEMORY, G TO | H CONNECTED (ETCH); H TO ER J TOH, G TOH IS OPEN (CU | J IS OPEN. TETCH). | SK-700945-10 | DPMIIIG B ' | TOLERANCES INTERPRET C INTERPRET C |

| | | | | | 2 | | | 1 | | | | 1 | | | · . |
|------------|---------|------|---------------|-----|---------------|-------|---------------------------------------|------------|---------------|----------|-------------|------------|---------|----------|-----------|
| | | | | | | | | REVI | SIONS | | | | | |] |
| | | | ZONE | | | ז סר | DESCR | RIPTIO | EDO | 500 | | ATE | APPI | ROVED | { |
| | | | | | | | | | | | 57 0-1 | - N | | Ø | { |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | In |
| | | | | | | | | | | | | | | | |
| BER | RS) |] | | | | | | | | | | | | | |
| 98 | 631 | 4 | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| x | × | | | | | | | | | | | | | | |
| | | | | | | | • | | | | | | | | |
| X | × | | | | | | | | | | | | | | L |
| \uparrow | ++ | 1 | | | | | | | | | | | | | |
| | x | | | | | | | | | | | | | | |
| | ++- | 1 | | | | | | | | | | | | | |
| | × | | | | | | | | | | | | | | |
| + | ++ | 1 | | | | | | | | | | | | | |
| × | x | | | | | | | | | | | | | | |
| X | | - | | | | | | | | | | | | | C |
| | | | | | | | | | | | | | | | |
| X | X | | | | | | | | | | | | | | |
| XT | TT | 1 | | | | | | | | | | | | | |
| | x | | | | | | | | | | | | | | |
| X | | J | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | ц. 2 |
| | | | | | | | | | | | | | | | ~ |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | 3 |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | 0 |
| | | | | | | | | | | | | | | | D |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | F à |
| | | | | | | | er - | · | | | | | | | 5 |
| | | | | | | | 1 | EN | GINE | ERINO | RE | EAS | SE | | 8 |
| | | | | | | | ŀ | COG NOT | NIZANT I | ENGINEER | UNLES | S SIGNE | DBEI | LOW 1 | 12 |
| | | | ····· | | | | · · · · · · · · · · · · · · · · · · · | | <u>V. 777</u> | 1 | DATE | <u> </u> | 7-7 | 4 | Y. |
| | | | | | | | | | | | | | | 5 | 10 |
| | | | | | | | | | | <u> </u> | | | | 4 | |
| | -1 | | | | | | | | | | | | | 3 | 2 12 1 |
| | | | | | | | | | | <u> </u> | | | | 2 | |
| S NO. | | NON | ENCLAT | URE | OR DESC | RIPTI | ON / MATE | RIAL | | | | ~~~ |)F | FIND | |
| | | PART | 's list | | | | | | | SPEC/S | SOURCE | IDENT | NO. | NO. | |
| G 1-30 | CONT | RACT | NO. | | | - | Ples | iev N | lemori | es In- | ornors | ted | | | A |
| RADII | DRAM | IN A | - C (| | 9 JULY- | 15 | <u></u> | | | | hou q | Senta | Ana, Ca | illerate | |
| ARP | CHEC | S. | ENANK Tunk | - | 1976' 8417 | DWG | | =M | ΔТ | | | GE | ۹Δ | M | |
| 3 188/ | ENGR | an | | | | Ň | 1EM | ŌŖ | <u>Y</u> 's | SYS | TE | M. | - | | |
| ± .410 | PROJ. | ENGR | 0.7. GN | L | 4-27-76 | 10 | | | SITS | SP | M-1 | 116 | B | <u> </u> | |
| MC83 | | | | 04 | 0.01-10 | n | 526 | 48 | SK | 507 | $\cap \cap$ | 94 | 5 | | |
| APTER | OT | | | | | SCAL | ELIONE | | | | | FFT 1 | ~ | 0 | ଟା |
| | Par PRO | TALS | | | ? | | | Т | 1 | D | STR NO. | | or | 9 |] |
| | 1 | | | | A | | | I | 1 | | | | | | |














NORTH AMERICAN SALES OFFICES:

| CALIFORNIA: | Los Angeles | (213) 473-4581 |
|----------------|---------------|----------------|
| | Mountain View | (415) 965-1400 |
| ILLINOIS: | Schiller Park | (312) 671-4554 |
| MARYLAND: | Wheaton | (301) 949-1664 |
| MINNESOTA: | Minneapolis | (612) 881-0190 |
| MISSOURI: | Kansas City | (816) 444-0166 |
| NEW HAMPSHIRE: | Nashua | (603) 883-7201 |
| NEW MEXICO: | Albuquerque | (505) 294-5720 |
| TEXAS: | Dallas | (214) 387-0229 |
| CANADA: | Toronto | (416) 661-3711 |

EUROPEAN SALES OFFICES:

17: -

a

(Service centers underlined)

| LOC | \mathbf{M} | v leim |
|------|----------------|--------|
| BEL | GIUM: | Bruss |
| | a server and a | Hasse |
| DEN | MARK: | Copen |
| FINI | LAND: | Helsin |
| FRA | NCE: | Paris |
| W. G | ERMANY | Munic |
| | | Frank |
| | | Neuss |

ITALY

ALICTDIA .

NETHERLANDS

NORWAY SPAIN SWEDEN SWITZERLAND

UNITED KINGDOM

Brussels <u>Hasselt</u> (Antwerp) <u>Copenhagen</u> <u>Helsinki</u> <u>Paris</u> <u>Munich</u> Frankfurt Neuss (Düsseldorf) <u>W. Berlin</u> Milan

Turin Noordwijk (The Hague) <u>Zeist</u> (Utrecht) Oslo Madrid <u>Stockholm</u> <u>Geneva</u> Zurich <u>Towcester</u> (Northants) Bagshot (Surrey)

(222) 63.44.35 (02) 374-5971 (011) 27.702 (01) 12.48.03 54.20.77 (01) 727-4349 (089) 351-6021 (06196) 71.525 (02101) 44.091(030) 24.72.12(02) 688-4812 (02) 349-1741 (011) 61.63.33 (01719) 19.207 (03404) 21.344 (02) 15.00.90 (01) 248-1218 (08) 23.55.40 (022) 33.97.30 (01) 50.36.55 (0327) 50.312(0276) 73.763