

DESCRIPTION

These devices are 2-input, 4-bit Digital Multiplexers designed for general purpose data-selection applications.

The 8233 features *non-inverting* data paths; and, the 8234 features *inverting* data paths.

The 8235 is designed for input to adders, registers and general paralleled data handling due to its capability to perform **CONDITIONAL COMPLEMENTING (TRUE/COMPLEMENT)**. When the two inputs for each bit position (A_i, B_i) are connected together, the f output will provide either the *True* or *Complement* of the input data. This capability is especially useful for transferring data into parallel adders where both true data for adding or multiplying and also complemented data for subtracting or dividing are needed.

The 8234 and 8235 designs have open collector outputs which permit direct wiring to other open collector outputs (collector logic) to yield "free" four-bit words. As many as one hundred four-bit words can be multiplexed by using fifty 8234/8235s in the WIRED-AND mode.


The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

TRUTH TABLE

	S ₀	S ₁	f _n
8233/82S33	0	0	B
	1	0	A
	0	1	B
	1	1	0
8234/82S34	0	0	\bar{B}
	1	0	\bar{A}
	0	1	\bar{B}
	1	1	1
8235	0	0	$\bar{A}_n B_n$
	0	1	B _n
	1	0	\bar{A}_n
	1	1	1

V_{CC} = (16)
 GND = (8)
 () = denotes pin numbers


PIN CONFIGURATION






SPEED/PACKAGE AVAILABILITY

8233, 34, 35—B, F, W
 82S33, S34—B, F

AC TEST FIGURE





LOGIC DIAGRAMS



SWITCHING CHARACTERISTICS $T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$

PARAMETER	LIMITS										UNIT
	8233		8234		8235		82S33		82S34		
	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
t_{on} Turn-on Time											
A_n, B_n to f_n	16	25	16	25	-	-	7	12	7	12	ns
S_0 to f_n	27	38	27	38	27	38	13	18	13	18	ns
S_1 to f_n	27	38	27	38	27	38	11	16	11	16	ns
A_n to f_n	-	-	-	-	16	25	-	-	-	-	ns
B_n to f_n	-	-	-	-	24	35	-	-	-	-	ns
t_{off} Turn-off Time											
A_n, B_n to f_n	16	25	16	25	-	-	7	12	7	12	ns
S_0 to f_n	27	38	27	38	27	38	13	18	13	18	ns
S_1 to f_n	27	38	27	38	27	38	11	16	11	16	ns
A_n to f_n	-	-	-	-	16	25	-	-	-	-	ns
B_n to f_n	-	-	-	-	24	35	-	-	-	-	ns

PULSE REQUIREMENTS



AC TEST CONDITIONS— 8233, 8234, 8235

PRODUCT	PATH	PARAMETER	S ₁	S ₂	S ₃	S ₄
ALL	A ₀ to f ₀	$\frac{t_{on}}{t_{off}}$	a	b	b	c
8233 8234	B ₀ to f ₀	$\frac{t_{on}}{t_{off}}$	c	a	c	b
8233 8234	S ₀ to f ₀	$\frac{t_{on}}{t_{off}}$	b	b	a	b
8233 8234	S ₀ to f ₀	$\frac{t_{on}}{t_{off}}$	b	c	a	c
8235	B ₀ to f ₀	$\frac{t_{on}}{t_{off}}$	c	a	c	b
8235	B ₀ to f ₀	$\frac{t_{on}}{t_{off}}$	b	c	a	b
8235	S ₁ to f ₀	$\frac{t_{on}}{t_{off}}$	b	b	c	a
8233 8234	S ₁ to f ₀	$\frac{t_{on}}{t_{off}}$	b	c	b	a

AC TEST CONDITIONS—82S33, 82S34

TEST NO.	INPUTS										OUTPUTS			
	S ₀	S ₁	A ₀	B ₀	A ₁	B ₁	A ₂	B ₂	A ₃	B ₃	F ₀	F ₁	F ₂	F ₃
1	PG	0	1	0	1	0	1	0	1	0	T			
2	PG	0	1	0	1	0	1	0	1	0	T	T	T	T
3	PG	0	0	1	0	1	0	1	0	1		T		
4	1	PG	1	0	1	0	1	0	1	0			T	
5	0	0	0	PG	0	0	0	0	0	0	T			
6	0	1	0	0	0	PG	0	0	0	0		T		
7	1	0	0	0	0	0	PG	0	0	0			T	
8	1	0	0	0	0	0	0	0	PG	0				T

"1"=2.7V "0"=GROUND

NOTE
 1. AC test jigs must not have any switches.
 2. AC test jigs must have less than 1/8 inch lead length from package pins.

10101