## PART 1 <br> EXTENDED ARITHMETIC ELEMENT OPTION

## CHAPTER 1

KE8-E EXTENDED ARITHMETIC ELEMENT

## SECTION 1 INTRODUCTION

### 1.1 GENERAL DESCRIPTION

The KE8-E Extended Arithmetic Element option enables the PDP-8/E to perform arithmetic operations at high speeds by incorporating EAE components with the existing central processor logic so that they operate asynchronously. All logic is contained on two quad-size modules, designated M8340 and M8341, which plug directly into the OMNIBUS. The two modules are interconnected by one H851 Connector. A second H851 Connector interconnects the M8341 to the major registers control module (Figure 1-1). This connector carries register gating and controls from the EAE modules to the register controls module. A third H851 Connector interconnects the processor's M8330 Timing Generator Module with the EAE control, supplying clock and IOT functions to the EAE. The basic OMNIBUS signals connect to each module.

### 1.2 SOFTWARE

The following programs are used in the maintenance of the KE8-E option.
a. KE8-E EAE Test Part 1 (MAINDEC-8E-DOLB) - This program tests all EAE instructions except MUY and DVI.
b. KE8-E EAE Test Part 2 (MAINDEC-8E-DOMB) - This program tests the MUY and DVI instructions.
c. KE8-E EAE Extended Memory Exerciser (MAINDEC-8E-DORA) - The KE8-E Extended Memory Exerciser is a test of the KE8-E "B Mode" instructions which, during the DEFER cycle, use the word following the instruction to obtain the operand. The capability of each instruction to access every memory field from every memory field through nonautoindex and auto-index is tested.

### 1.3 COMPANION DOCUMENTS

The following documents and publications are necessary in the operation, installation, and maintenance of this option:

[^0]

Figure 1-1 EAE Interconnections

## SECTION 2 INSTALLATION

The KE8-E EAE option is installed on site by DEC field service personnel. The customer should not attempt to unpack, inspect, install, checkout, or service the equipment.

### 1.4 INSTALLATION

Perform the following procedures to install the KE8-E options:

## Step

Procedure
1 Remove the modules from the shipping containers.
2 Inspect the modules for any apparent damage.
3 Connect the modules as follows:
a. Insert the EAE modules between the Timing Generator and the CP Major Registers and Register Control as follows:

| M8330 | Timing Generator |
| :--- | :--- |
| M8340 | EAE Decoder and Step Counter |
| M8341 | EAE Multiplexers and Timing Generator |
| M8310 | CP Major Registers Control |
| M8300 | CP Major Registers |

The five modules must be installed in this order with no vacant slots between them for the H851 Connectors to fit properly.
b. Install H851 Connectors (five total) to connect the five modules. All connectors at the top of these modules will be utilized when all H 851 s are installed.

## NOTE

The EAE is a complex instruction decoder that extends the basic PDP-8/E instruction set. It is intimately connected with the basic central processor and relies heavily on an M8300 and M8310 in good condition. Many potential problems can be avoided by running Instruction Test I (MAINDEC-8E-DOAB) and Instruction Test II (MAINDEC-8E-DOBB) before installing the EAE to verify the condition of the CPU. These tests should be run again after EAE installation to verify that the EAE is not malfunctioning and thereby modifying the basic instruction set.

### 1.5 CHECKOUT

Perform the following procedures to checkout the KE8-E option:
Step Procedure

1 Verify that both EAE modules have been installed
$2 \quad$ Perform acceptance test procedures provided in Volume 1, Paragraph 2.3.
3 Load MAINDEC-8E-DOLB and perform EAE Test - Part I.
4 Load MAINDEC-8E-DOMB and perform EAE Test - Part II.

| Step | Procedure |
| :---: | :--- |
| 5 | Load MAINDEC-8E-DORA and perform EAE extended memory exerciser (even if <br> 4K machine). |
| 6 | Make entry on user's log that the acceptance test for the KE8-E was performed <br> satisfactorily. |

## SECTION 3 SYSTEM DESCRIPTION

The organization of the EAE system block diagram (Figure 1-2) follows the organization of the detailed logic description. The detailed logic is organized by source, route and destination and contains logic diagrams representing each block illustrated in Figure 1-2.

Signals generated within the EAE control the operation of the M8300 Major Registers Module during EAE instructions. The processor timing extension logic causes the processor to halt at TP3 and at the same time starts the EAE Timing Generator. This extends TS3 to enable data to be applied to the adders a number of times. The EAE selects which register is to go into the adders by asserting a combination of signals shown in the EAE source control logic block. What happens to the data when it is on route to its destination is accomplished by asserting a combination of signals in the EAE route control signals block. The destination of the data is either the AC Register or the MO Register.

The EAE was designed for hardware compatibility with old programs that were written for the PDP-8/I. The MODE flip-flop is cleared, selecting Mode A, when the computer is turned on. Mode A is the PDP-8/I compatible mode. Mode $B$ is selected (via the mode-change instruction) only when using programs developed specifically for this EAE.

To better understand how the EAE functions, 13 of the EAE instructions are described in terms of functional flow to illustrate how the EAE completes each instruction.

## NOTE

EAE operation is more integrated with the CPU than most options. Before attempting to study EAE theory of operation, the reader should thoroughly understand CPU theory and review sections of Volume 1 as he is reading this chapter.

### 1.6 STEP COUNTER LOADING OPERATION (Figure 1-3)

The Step Counter controls the number of shifts performed during the ASR, LSR, and SHL instructions. It also controls the number of steps taken during MUL or DVI, and records the number of shifts required to normalize a number.

The KE8-E provides two methods of loading the Step Counter. The ACS instruction is used by the new, or Mode $B$, instruction set; the SCL instruction is used by the old, or Mode A, instruction set. The SCL instruction is of interest because this same method of step counter loading is used within the SHL, LSR, and ASR instructions in both modes.

The ACS instruction takes place in a manner similar to an I/O transfer to a peripheral. The contents of the AC are placed on the DATA BUS during TS3. C0 is grounded so that the AC will be cleared. At the leading edge of TP3 the five least-significant bits are loaded into the Step Counter.


Figure 1-2 EAE System Block Diagram

The SCL instruction is somewhat more complicated. The Step Counter is to be loaded with the 1's complement of the next word in memory. As soon as the instruction is decoded, the SKIP line on the OMNIBUS is grounded. As explained in Paragraph 3.38 of Volume 1, the SKIP line is tested during IOT and OPERATE instructions. Grounding the SKIP line causes the next location (which, in this instance, contains the data for the Step Counter) to be skipped as an instruction.

During TS4 of the FETCH cycle, several control lines into the M8300 Major Registers Module are asserted by the KE8-E via the H851 Connectors. These signals (ENO and CARRY IN) cause the next location in memory to be addressed and treated as an operand (F E SET). During TS2 of the EXECUTE cycle, the contents of the five least-significant MD lines are inverted and applied to the inputs of the Step Counter. At TP2 the Step Counter is loaded.


Figure 1-3 Step Counter Loading, Flow Diagram

### 1.7 STEP COUNTER TO ACCUMULATOR LOADING OPERATION (Figure 1-4)

The contents of the Step Counter are ORed with the contents of the AC and the result transferred to the AC. The entire operation is so similar to an IOT input OR transfer that it will not be discussed further.

### 1.8 THE SHIFT LEFT OPERATION

The shift left (SHL) instruction (Figure 1-5) is a 2-cycle instruction. The first cycle fetches the instruction word; the second cycle fetches a number that specifies the number of shifts that are to occur. The entire operation is identical to the SCL instruction up to and including TP2 of the EXECUTE cycle.

At the start of TP3 of the EXECUTE cycle, the EAE must shift the contents of the AC, MQ, and Link left by the number of places specified in the Step Counter. Normal machine timing stops at TP3 and EAE timing begins; one shift operation occurs with each clock pulse until the last shift has been performed.

Once the EAE is on, the following signals to the M8300 are asserted:

Signal
LEFT L
SHL + LD EN L
ADLK DIS L

Function
Enables left shift gates at output of adders.
Enables MO left shift path.
Disconnects the normal Link-AC11 shift path. Also disconnects the ACO-Link shift path.


Figure 1-4 Step Counter to AC, Flow Diagram

The following logic functions also occur:

> Signal
> MOO $\rightarrow$ ADLK L
> ACO $\rightarrow$ LINK DATA L

## Function

Establishes shift path from MOO to AC11. Establishes shift path from ACO to Link.

MO DATA is negated (high) so 0 is shifted into the MQ11. For each shift AC LOAD, MQ LOAD and LINK LOAD are developed and 1 is added to the step count. When the step count reaches 37 , the EAE starts its shut-down process.

If the instruction mode is A, the EAE merely performs its last shift with NOT LAST XFER high. The processor restarts, and the total number of shifts is one more than the number in the second core location. If the instruction mode is $B$, a special line within the EAE, SHIFT OK $H$, is negated. Negating SHIFT OK $H$ negates the signals required to cause AC shifts, and inhibits LINK LOAD and MO LOAD. Thus, the processor starts without taking the final shift; the number of places shifted is equal to the number in the second core location.

### 1.9 RIGHT SHIFT OPERATIONS (Figure 1-5)

Two right-shift instructions, ASR and LSR, are available in the EAE option. The only difference between the two instructions is how the Link is handled. The Link is loaded at TP3 of the FETCH cycle via the OMNIBUS. If the LSR instruction (logical right shift) is being processed, no data is placed on the LINK DATA line and thus the Link is cleared. If the ASR instruction (arithmetic right shift) is being processed, ACO is placed on the LINK DATA line and the Link is thus made equal to ACO.


Figure 1-5 SHIFT Operations, Flow Diagrams

As in the case of SHL, the computer enters the EXECUTE cycle to obtain step-count information. When the EAE is turned on at TP3 of the EXECUTE CYCLE, the following signals are asserted:

Signal
RIGHT L

MQ11 $\rightarrow$ GT DATA

Function
Enables MO right shift, enables right shift gates at adder outputs.

Enables path from MQ11 to the GT flag.

Like the SHL instruction, AC LOAD and MQ LOAD are generated for each shift and the step count is incremented. GT LOAD is also generated for each shift, although the GT flag is held cleared if it is in Mode A. Notice that the Link is not loaded, and that ADLK DIS $L$ is high. These two conditions mean that the Link is not modified during shifting, but that the output of the Link is coupled to the input of ACO. All other details are similar to those given for the SHL instruction.

### 1.10 NORMALIZE INSTRUCTION (Figure 1-6)

Normalization is the process by which the 24-bit fixed-point word in the AC and MQ Registers is converted to floating-point format and expressed as a fraction and the corresponding power of two.

The 1-cycle NORMALIZE instruction is completely implemented during TS3 of the FETCH state. Because the final shift count is important to this operation, the Step Counter is initially cleared (zeroed). OMNIBUS signal NOT LAST XFER L is asserted and, at TP3, processor timing comes to a halt and the EAE Timing Generator is started. The Normalize operation only occurs if SHIFT OK H remains $H$, as determined by comparing ACO to AC1. If the two are not equal, SHIFT OK H is grounded, thereby causing the EAE timing to halt and restart the processor timing.

As long as AC0 and AC1 are equal, AC, MQ, and Link will shift one place to the left as if they were one long register, as explained for the SHL instruction. Each time a shift occurs, 1 is added to the Step Counter. This continues until the EAE finds ACO not equal to AC1. Another condition for which the Normalization process is terminated is when AC2-MQ11 are all equal to 0 (the word cannot be normalized). The Normalization process also terminates in Mode B if the 24 -bit word in the AC and MO equals 40000000 (only ACO is a 1); $C 0$ is grounded during TS3 so that the AC is cleared.

### 1.11 DOUBLE-PRECISION SKIP IF ZERO (DPSZ) (Figure 1-7)

The 24 -bit number in the $A C$ and $M Q$ is tested. If all bits are 0 , the next instruction is skipped. If any bit is a 1 , the next instruction is executed.


Figure 1-6 NORMALIZE Operation, Flow Diagram


Figure 1-7 DPSZ Instruction, Flow Diagram

### 1.12 DOUBLE-PRECISION COMPLEMENT (DCM) (Figure 1-8)

The objective of the DCM instruction is to form the 2 's complement of the 24 -bit word in the AC and MQ. Since the M8300 Major Registers Module is capable of only 12-bit arithmetic, the complete DCM operation requires two passes through the adders. These passes are labeled Step 1 and Step 2 in Figure 1-8 and in the following paragraphs. The entire operation takes place in the FETCH cycle.

The DCM instruction uses the SWP instruction built into the M8310. (One requirement of the DCM instruction is that bit 5 , controlling the $M Q \rightarrow A C$ path, and bit 7 , controlling the $A C \rightarrow M Q$ path, both be 1 s .) Thus, as the DCM instruction is decoded, the M8310 causes MO $\rightarrow$ BUS L and AC $\rightarrow$ MQ ENA L (described in Volume 1, Paragraph 3.40). At the KE8-E, two other lines to the M8300 are being controlled. These lines are DATA F L, which is asserted for both operations and CARRY IN L, which is unconditionally asserted for Step 1 and asserted if Link is 1 for Step 2. The KE8-E also disables normal Link gating and places CARRY OUT L from the adders onto the LINK DATA L line of the OMNIBUS. The Link, AC, and MQ are loaded at the conclusion of each step. (AC LOAD and MQ LOAD occurs at the end of Step 1 because of the SWP portion of the instruction.) The processor's timing chain is stopped and the EAE's timing chain is run for one step to provide the extra time and load pulses for Step 2.

One of the more severe tests of the DCM instruction is to perform this operation on a cleared $A C$ and $M Q$, since such a task requires the carry to propagate through all 24 bits.

### 1.13 DOUBLE-PRECISION INCREMENT (DPIC) (Figure 1-9)

The DPIC instruction adds 1 to the 24 -bit word in the $A C$ and $M Q$ in the same manner as the DCM instruction. The only difference is that DATA F L is not asserted, allowing the contents of the DATA BUS to be applied to the adders without being complemented.


Figure 1-8 DCM Instruction, Flow Diagram


Figure 1-9 DPIC Instruction, Flow Diagram

### 1.14 DOUBLE-PRECISION STORE (DST) (Figure 1-10)

The contents of MQ and AC are stored at the double-precision location (two consecutive memory locations). The AC, MQ, and Link are not changed by this instruction. When the EAE decodes the DST instruction (Figure 1-10), the next location is accessed in a manner similar to the SCL instruction. Instead of grounding F E SET, however, the DST instruction grounds F D SET, thereby causing the computer to enter the DEFER major state and treat the next location as an address.

At the conclusion of the DEFER cycle, the computer enters the EXECUTE CYCLE. Simultaneously, a flip-flop within the EAE sets. This flip-flop (EX1) grounds F E SET, causing the processor to perform two consecutive EXECUTE cycles and forcing MA $+1 \rightarrow$ MA at the end of the first EXECUTE cycle. EX1 is cleared at the end of the first of these EXECUTE cycles, allowing normal processing to resume at the conclusion of the second EXECUTE.

During each of the EXECUTE cycles, the following processor signals are asserted during TS2:
Signal Function
$\left.\begin{array}{l}M Q \rightarrow B U S \\ \text { DATA T }\end{array}\right\} \quad$ Gates MO Register to $M B$.

MD DIS Removes the MD, which is normally applied to the MB via the adders.
( $A C \rightarrow$ MQ ENA $L$ is also grounded, but has no effect since the MQ is not loaded at TP2.)
During TS3, the usual gating is set up to swap the contents of the AC and MQ. Hence, the sequence of events during the EXECUTE cycle is:
a. Store the least-significant twelve bits, presently in the MQ.
b. Swap the $A C$ and $M O$.
c. Address the next memory location.
d. Store the most-significant twelve bits presently in the MQ.
e. Swap the $A C$ and $M Q$ to return the bits to their original locations.

### 1.15 DOUBLE-PRECISION ADD (DAD) (Figure 1-11)

The DAD instruction has many similarities to the DST and DCM instructions. Like the DST instruction, it uses a second memory word as a deferred address. It also requires two EXECUTE cycles to obtain data from two consecutive memory locations. The DAD instruction handles its carry to and from the Link in a manner similar to the DCM instruction.

During TS3 of the FETCH cycle, ADLK DIS is grounded, enabling the OMNIBUS LINK DATA and LINK LOAD inputs. At TP3, LINK LOAD is generated. Since no data was placed on LINK DATA, the Link is cleared. Other than clearing the Link, the DAD instruction process is identical to that of the DST instruction for the first two machine cycles.

During each of the two EXECUTE cycles, a word is obtained from memory and applied to the adders via the MD lines. During TS3, the output of the Link is applied to the carry input of the adders. The contents of the MQ are gated to the other inputs to the adders. The carry output of the adders is applied to the LINK DATA input


Figure 1-10 DST Instruction, Flow Diagram


Figure 1-11 DAD Instruction, Flow Diagram
of the Link; the path from the AC to MQ is enabled. At TP3 the AC, Link, and MQ are loaded. Hence, the old $A C$ is moved to the MQ, while the sum of the old MQ and the MD is loaded into the AC. The Link provides and receives carry information.

### 1.16 SUBTRACT AC FROM MO (SAM) (Figure 1-12)



Figure 1-12 SAM Instruction, Flow Diagram

The SAM instruction subtracts $A C$ from $M Q$ and places the result in the AC, Link, and GT flag. The MQ is not modified. The entire operation takes place during the FETCH cycle.

The MO is gated to the adders by grounding source control lines ENO and EN2 at the H851 Connectors. As listed in Table 3-4 of Volume 1, the MO Register is gated to one of the sets of adder inputs. The AC is complemented and introduced to the other set of adder inputs via the DATA BUS by grounding AC $\rightarrow$ BUS, DATA F, and CARRY IN. A "Greater Than" signal is generated and applied to the GT flag. The carry from the address is applied to the Link inputs. The AC, Link, and GT are loaded, completing the operation.

The "Greater Than" signal is derived as follows:
a. If the $M Q$ and the old $A C$ are of different signs, the $M Q$ is greater than the $A C$ if the $M Q$ is positive. The $M Q$ is less than the $A C$ if the $M Q$ is negative.
b. If the $M Q$ and the old $A C$ are of the same sign, the $M Q$ is greater than (or equal to) the old $A C$ if the output of the most-significant bit of the adder is positive. Otherwise, the MO is less than the AC.

Logic at the input of the GT flag computes the "Greater Than" signal.

### 1.17 MULTIPLY INSTRUCTION (MUY) (Figure 1-13)

The MUY instruction combines the multiplicand (which was previously loaded into the MQ Register) with a multiplier (obtained from memory by the MUY instruction), using the rules of binary multiplication. The result is left in the $A C$ and MQ. The multiplication requires twelve (decimal) steps which are counted by the Step Counter. At each step, MQ11 is examined. If it is a 1 , the multiplier is added to the AC. Regardless of the state of MQ11, the $A C$ and $M Q$ are shifted right in the same manner as is done for the LSR instruction, except that the GT flag is not loaded. This same process is repeated for the new MQ11 until the twelve steps have been completed. At this point, the $A C$ and $M Q$ contains the 24 -bit product.

The MUY instruction requires one FETCH cycle to fetch the instruction, one DEFER cycle (Mode B only) to obtain the multiplier address, and one EXECUTE cycle to obtain the multiplier and accomplish the multiply operation.

The decoded instruction clears the Step Counter and places a 0 in the Link by asserting ADLK DIS L and LINK LOAD L. It then accesses the next location in memory (refer to SCL instruction). If the older, PDP-8/I compatible, Mode $A$ instruction set is in use, the next sequential address contains the multiplier. The EAE, therefore, grounds F E SET L and goes directly to the EXECUTE cycle. If the EAE is in Mode B, F D SET L is grounded and the processor enters the DEFER state for the address of the multiplier. At the conclusion of the DEFER cycle, the processor automatically enters the EXECUTE state.

During the first part of the EXECUTE cycle, the multiplier is read onto the MD lines. At TS3, NOT LAST XFER L is asserted on the OMNIBUS; at TP3, processor timing halts. The EAE timing chain is then started. The right-shift signals are asserted (refer to the LSR instruction for further details). Each time MQ11 is a 1, EN1 is grounded by the EAE. If EN1 is ground, ENO is grounded by the M8310 Major Registers Control Module. Grounding EN1 and ENO causes the word . on the MD lines to be added to the partial product. This process continues for the twelve steps necessary to complete the multiplication. The last step is made with NOT LAST XFER high, causing the processor to resume its timing.

The data paths for the MUY instruction are illustrated in Figure 1-14. This figure also illustrates the control signals that must be enabled to make this instruction possible.

### 1.18 DIVIDE INSTRUCTION (DVI) (Figure 1-15)

There are two common methods of doing binary division:
a. Restoring divide (the standard long-hand method): Try to subtract. If the result is + , place a 1 in the quotient. If the result is - , the subtraction does not take place; place a 0 in the quotient. In either case, shift left.
b. Nonrestoring divide (the method used in PDP-8/E): Always make the subtraction and always shift left. If the result is + , place a 1 in the quotient; the next step will also be a subtract. If the result is -, place a 0 in the quotient; the next step will be an add. This method requires a final correction step if the final remainder is -.

Figure 1-15 illustrates the DVI Instruction. This instruction requires one FETCH, one DEFER (Mode B only), and one EXECUTE cycle. The instruction clears the Step Counter at TP3 of the FETCH cycle. The next memory location is accessed, as explained for the SCL instruction. If the instruction mode is B , the CPU must obtain the operand address by entering the DEFER major state. Otherwise, the CPU goes directly into the EXECUTE state.

The first subtraction takes place at TP3 of the EXECUTE cycle, before the EAE is turned on. At the same time, the Link* is set. The


8E-0420

Figure 1-13 MUY Instruction/ Operation, Flow Diagram EAE is turned on only if there is a carry from the most-significant bit of the adder. Otherwise, a condition known as divide overflow exists, and the quotient cannot be contained in the 12 bits available. If the EAE is turned on, the last divide step clears the Link. Thus, the Link is used as a program flag to indicate whether or not divide overflow occurred.

[^1]

Figure 1-14 MUY Instruction Data Paths

The Major Registers are shown in Figure 1-16. This figure, an expansion of Figure 3-79 of Volume 1, shows the signals that are important to the divide process. Notice that the M8300 has no provision for complementing the MD. The only means of complementing is via the data control gates which are in the AC shift path. In order to subtract, the KE8-E must cause $\overline{\mathrm{AC}}$ plus MD $\rightarrow \mathrm{AC}$. The AC now contains the complement of the result. Successive subtractions merely cause $A C$ plus $M D \rightarrow A C$, since the $A C$ is already in complemented form. To change from subtraction to addition, the KE8-E must cause $\overline{A C}$ plus MD $\rightarrow A C$. Of course, successive adds are performed by $A C$ plus MD $\rightarrow$ AC. Complementing is accomplished by grounding DATA $F$, and must be performed each time the quotient bit changes. The logic merely grounds DATA F if MO10 $=$ MO11 after the first two divide steps have established quotient bits in MQ10 and MQ11. DATA F is grounded for the first two steps.

As explained above, AC may be in its true or complemented form as the divide operation progresses. The MQ is always in its true form, and is the source of unprocessed dividend bits that are shifted into AC11. If the word being loaded into the AC is in complemented form, MOO must be complemented as it is shifted into AC11. The logic merely examines MO11. If it is a $1, M O 0$ is complemented as it is shifted into AC 11 .

The fundamental rule governing the quotient bit is as follows:
If the sign of the dividend does not change, MQ11 $\rightarrow$ MQ11.
If the sign of the dividend changes, $\mathrm{MO} 11 \rightarrow$ MQ11.
But the sign might have changed because the logic grounded DATA F, so the fundamental must be expanded to:

If DATA F $H$ and no sign change, or if DATA F $L$ and the sign changes, MQ11 $\rightarrow$ MQ11.

If DATA F H and the sign changes, or if DATA F $L$ and no sign change, MQ11 $\rightarrow$ MQ11.

Since DATA F L is caused by MQ10 $=$ MQ11, a little Boolean manipulation yields:
If $\mathrm{MQ} 10=0$ and no sign change, or if $\mathrm{MQ}=1$ and the sign changes, $0 \rightarrow$ MQ11.
If MO10 $=0$ and the sign changes, or if MQ10 $=1$ and no sign change, $1 \rightarrow$ MQ11.
The sign change is derived from DIV LNK (the AC sign bit after the shift) XORed with CARRY OUT. All combinations of MQ10, MQ11, DIV LNK and CARRY OUT are shown in Table 1:1, together with the resulting quotient bit.


Figure 1-15 DIVIDE Instruction, Flow Diagram


Figure 1-16 Major Registers

Table 1-1
Divide Instruction Table of Combinations



Figure 1-17 Divide Example - Divides $221_{8}$ by $14_{8}$

Thirteen divide steps take place (the first step tests for divide overflow; the next twelve steps determine the quotient). A final remainder correction step is made as the CPU is restarted and the Link is cleared. For the correction step, the left-shift signals are all negated. If $\mathrm{MO} 10=1$, the last regular divide step was a subtract. The AC is in complemented form before the correction step; hence DATA F must be grounded to re-complement the $A C$ to its true form as a part of the correction process. If MQ11 $=0$, the divisor must be added to the remainder (this is the correction step mentioned in the first part of this section).

Figure 1-17 shows an example of the division process.

## SECTION 4 DETAILED LOGIC

### 1.19 EAE INSTRUCTION DECODING LOGIC

The EAE instruction decoding logic consists of the EAE Instruction Register (EIR), the MODE flip-flop, and ROM 1 and ROM 2. The decoding logic recognizes EAE commands from the processor and interprets them in terms of EAE instructions.

### 1.19.1 EIR Register

The EIR Register (Figure 1-18) comprises 12 D-type flip-flops (IC 74H74). It is loaded at TP2 of the FETCH major state with the 12 Memory Data bits (MDO-11) and provides outputs of EIR N(1) or EIR N(0), where $N$ corresponds to the EIR bit designation. The most active EIR bits correspond to bits MD7-10 and play a dominant role in the EAE coding scheme. If the system is about to answer an interrupt and is not doing a data break, all flip-flops are cleared at TP4. Otherwise, the flip-flops are cleared at TP1 of FETCH.

### 1.19.2 MODE Flip-Flop Logic

The MODE flip-flop (Figure 1-19) comprises one J-K flip-flop (IC 74H106) which responds to SWAB and SWBA instructions. Two modes of operation were designed into the EAE to accommodate the user having programs that were written for a PDP-8/I or to accommodate the new user. Mode A corresponds to the PDP-8/I type software; Mode B corresponds to the new instructions that are provided. The EAE always starts in Mode A. The MODE flip-flop allows the programmer to switch modes at his convenience. The flip-flop is clocked at the trailing edge of TP2 whenever the basic EAE instruction in a FETCH state is decoded.

### 1.19.3 ROM Logic

The ROM logic (Figure 1-20) consists of two ICs, each containing a 328 -bit word capability and selected by the combination of 5 inputs.

Figures 1-21 and 1-22 illustrate ROM operation. ROM 1 is enabled during either a FETCH or EXECUTE cycle, when an EAE instruction has been decoded and the instruction is not a mode-swapping instruction. ROM 2 is enabled during a FETCH cycle, when an EAE instruction has been decoded and the instruction is not a modeswapping instruction. Each EAE instruction can be easily traced to eight output ROM signals, each representing a specific command to somewhere in the EAE logic. An indication of what each output is doing and where it is going can be seen at the bottom of each matrix. For the purpose of ROM decoding a 0 can be considered active and function as a 1 in normal logic terminology. For example, ROM 26 L causes an MA plus 1 to the MA. The specific EAE instructions causing this ROM instruction can be seen on the matrix.



Figure 1-19 MODE Flip-Flop Logic

### 1.20 EAE TIMING LOGIC

The EAE timing logic is illustrated in Figure 1-23. The components consist of six D-type flip-flops, TG1 through TG4, an E SYNC flip-flop, and an EAE ON flip-flop, plus a variety of control and input gates. Flip-flops TG1 through TG4 are configured as a switch-tail ring counter. TG2(1), TG3(1) and TG4(0) are used to clock major events in the EAE logic. For example, TG2(1) L and TG3(1) L are combined to form ETP (EAE Time Pulse), which is the primary clock pulse to step the Step Counter and load registers.

The length of the switch-tail ring counter is controlled by ROM 12 L , which indicates whether an add (and possibly a shift) or merely a shift operation is taking place. If adds are taking place, the EAE Timing Generator must run at a slower rate to allow time for carries to propagate in the adders of the M8300 Major Registers Module. If ROM 12 L is high, TG1 is disabled and TG4 shifts (complemented) into TG2. Six clock pulses are required to complete the timing generator cycle; hence, ETPs are 300 ns from leading edge to leading edge. If ROM 12 L is low, TG1 is in the Shift Register. The ETPs are then 400 ns from leading edge to leading edge.

### 1.20.1 EAE Timing Generator Timing Diagram

A timing diagram (Figure 1-24) relates the transition from processor timing to EAE timing. The signal NOT LAST XFER L, which is grounded when the processor is to stop, is not shown on the diagram (refer to Paragraph 1.25 for information on the EAE start/stop logic). NOT LAST XFER L is asserted at TP2D; at the leading edge of

TP3, processor timing halts. The EAE Timing Generator operation begins on the leading edge of TP3, which dc sets the E SYNC flip-flop. EAE timing begins when flip-flop EAE ON is set; the timing chain is started on the next $20-\mathrm{MHz}$ clock input from the processor timing generator. The first ETP occurs when TG4 is set and TG2 is reset.

ETP occurs once every 300 ns or 400 ns (depending upon ROM 12 L ) and continues as long as LAST STEP, or SHIFT OK, or DCM + DPIC is not low. Any one of these signals will cause a 0 to be clocked into the E SYNC flip-flop, thus beginning a series of events that ends the EAE timing and restarts the processor timing.

Each time an ETP is generated by timing, the Step Counter is stepped one more time until the total number of shifts have been completed.


Figure 1-20 ROM Logic

### 1.21 EAE SOURCE CONTROL SIGNALS

EAE demands on the processor are more extensive than most other options. Data can be selected from the AC, MQ, MD, MB, PC or from the CPMA Register. How the data is selected and its source are illustrated in Figure 1-25. The $A C$ or the MO can be applied to one set of adder inputs via the DATA BUS. The MD, MQ, PC, or the CPMA Register can be applied to the second set of adder inputs.


| function | Y1 | Y2 | Y. 3 | $Y_{4}$ | Y5 | Y6 | Y7 | Y8 | OCTAL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{F} \cdot \mathrm{NOP} \\ & \mathrm{~F} \cdot\left(\left.\begin{array}{l} \text { ACS } \\ \mathrm{F} \cdot \mathrm{MUY} \\ \mathrm{~F} \cdot \mathrm{OVI} \end{array} \right\rvert\,\right. \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 371 \\ & 377 \\ & 371 \\ & 377 . \end{aligned}$ |
| $\begin{aligned} & \mathrm{F}=\mathrm{NMI} \\ & \mathrm{~F}=\mathrm{SHL} \\ & \mathrm{~F}=A S R \\ & \mathrm{~F}=\mathrm{ASR} \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 143 317 171 371 |
| $\begin{aligned} & \text { F: SCA } \\ & \text { F: DAD } \\ & \text { FODST } \\ & \text { NOP } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 377 371 377 377 |
| $\begin{aligned} & \text { F-DPSZ } \\ & \text { F: DPIC } \\ & \text { F: DCM } \\ & \text { F: SAM } \end{aligned}$ | $\left\lvert\, \begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}\right.$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 1 0 0 0 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 371 231 231 331 |
| $\begin{aligned} & \mathrm{E} \cdot \mathrm{NOP} \\ & \mathrm{E} \cdot \mathrm{SCL} \\ & \mathrm{E} \cdot \mathrm{MUY} \\ & \mathrm{E} \cdot \mathrm{OV} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | 1 1 1 1 0 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | 377 376 267 241 |
| $\begin{aligned} & \text { NOT USED } \\ & \text { E.SHL } \\ & \text { E.ASR } \\ & \text { E.LSR } \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | X 142 366 366 |
| $\begin{aligned} & \text { NOT USED } \\ & \text { E.DAD } \\ & \text { EOTST DSE } \\ & \text { NOT USED } \end{aligned}$ | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 1 | 0 | 0 | 1 | $x$ 331 337 $\chi$ |
| $\begin{aligned} & \text { NOT USED } \\ & \text { NOT USED } \\ & \text { NOT USED } \\ & \text { NOT USED } \end{aligned}$ |  |  |  |  |  |  |  |  | x x x x |

Figure 1-21 ROM 1 Instructions

| FUNCTION | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 | Y8 | OCTAL |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| NOP | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 377 |
| ACS | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 177 |
| NEW MUY | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 331 |
| NEW DVI | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 331 |
| NMI | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 337 |
| SHL | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 372 |
| ASR | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 372 |
| LSR | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 372 |
| SCA | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 367 |
| OAD | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 371 |
| DST | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 371 |
| NOP | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 377 |
| DPSZ | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 357 |
| DPIC | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 277 |
| DCM | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 277 |
| SAM | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 277 |
| NOP | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 377 |
| SCL | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 372 |
| OLD MUY | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 332 |
| OLD DVI | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 332 |

$$
\begin{aligned}
& \text { 日 INDICATES ACS } \\
& 0 \text { INDICATES DCM+SAM+DPIC } \\
& 0 \text { INDICATES Q-SC AT F• TP3 } \\
& 0 \text { INDICATES DPSZ } \\
& 0 \text { INDICATES SCA } \\
& \text { 日 INDICATES MA }+1-\text { MA, } 1-\text { SK } \\
& 0 \text { INDICATES DSET } \\
& 0 \text { INDICATES ESET }
\end{aligned}
$$

Figure 1-22 ROM 2 Instructions


Figure 1-23 EAE Timing Logic



Figure 1-25 Source Control Data Path, Simplified Block Diagram

### 1.21.1 Register Input Enable Signals

The processor register selection logic is illustrated in Figure 1-26. Signals ENO, EN1, and EN2 determine what data will pass through the Register Input Multiplexer. The data that is selected is illustrated by the decoding scheme shown in Table 1-2.

Table 1-2
Register Select Decoding Scheme

| EN0 | EN1 | EN2 | Register or Data Selected |
| :--- | :--- | :--- | :--- |
| low | low | low | PC Register (not selected <br> by KE8-E) |
| low | low | high | MD Lines |
| low | high | low | MQ Register |
| low | high | high | CPMA Register |

NOTE
When EN1 is grounded by EAE, gating within the M8310 Major Registers Control automatically grounds ENO. Thus, the EAE need only ground EN1 to select MD to the adders.


Figure 1-26 Processor Register Selection Logic

### 1.21.2 Data Line Enable Signals

As illustrated in Figure 1-25, signals $A C \rightarrow B U S$ and $M Q \rightarrow B U S$ are used to gate either the contents of the $A C$ Register or the MO Register to the DATA BUS. The generation of these two signals is shown in Figure 1-27. Signal AC $\rightarrow$ BUS occurs during all shift instructions, including MUY and DVI, as dictated by signal ROM 15 L during TS3. Signal MQ $\rightarrow$ BUS is asserted by $E$ and NEW INSTR. E and NEW INSTR also generate $A C \rightarrow M Q$ ENA L. This arrangement automatically transfers the contents of the MQ Register to the DATA BUS and the contents of the AC Register to the MQ. The DAD and DST instructions follow this procedure. There are other times (DCM and DPIC) when MQ $\rightarrow$ BUS and $A C \rightarrow M Q L$ are asserted, but these situations are handled in the M8310 by the MQA and MQL bits (refer to Volume 1).


Figure 1-27 Data Line Enable Signals

### 1.21.3 Data Enable Signals

Signals DATA T and DATA F allow data to move from the DATA BUS to the adders. The type of data being applied to the adders is illustrated in Table 1-3.

Table 1-3
EAE Combinations of DATA T and DATA F

| Signal |  | Type of Data Applied to Adders |  |
| :---: | :---: | :---: | :---: |
| DATA T | DATAF |  |  |
| low | low | Complement of contents of DATA BUS |  |
| high | high | Contents of DATA BUS |  |

*DATA $F$ is grounded by a gate in the M8310 Register Control if DATA T is high.

The data usually placed on the DATA BUS by the EAE option will be the contents of the AC Register or the MQ Register. Signals DATA T and DATA F can be asserted by either the Major Registers Control logic or the EAE data control logic (Figure 1-28). Signal DATA T is brought low during TS2 when a DAD + DST instruction is being executed during an EXECUTE cycle. However, DATA $T$ is also brought low during TS3 of all EAE cycles, as described in Paragraph 3.35.3 of Volume 1.

DATA F is pulled low by a SAM, DCM, or DPIC instruction during TS3. During a normal DVI, DATA F is low if MQ10 and MQ11 are alike. During the last divide step (the correction step), LAST STEP L tests MQ10 for a 1.


Figure 1-28 EAE Data Control Logic for Processor Data Control Gates

### 1.22 EAE ROUTE CONTROL SIGNALS

The EAE route control signals control shifting right, shifting left, carry in, and carry out. These elements are represented in the simplified block diagram given in Figure 1-29.

### 1.22.1 Step Counter Loading and Control Logic

The Step Counter loading and control logic is illustrated in Figure 1-30. The logic controls loading, reading, and incrementing the Step Counter.


Figure 1-29 EAE Route Control Signal Block Diagram


Figure 1-30 Step Counter Loading and Control Logic

Two sources of data (the AC and MD) can be loaded into the SC by two different instructions. If the last five bits of the AC are to be loaded into the Step Counter, the ACS instruction generates ROM 21 L , which sets the DATA XFER flip-flop at TP2. Because ACS is a Mode B instruction, MODE B H and DATA XFER (1) H generate CO L and DATA XFER (1) asserts SC LOAD L. Signal CO L is used to clear the AC Register at the same time the SC is loaded. Signal DATA $\rightarrow$ SC H is used to gate the contents of the DATA BUS to the Step Counter. At TP3, DATA XFER is cleared and the SC is loaded.

If an SCL, SHL, ASR, or LSR instruction is decoded and the major state is EXECUTE, ROM 18 L is asserted. At TP2D, SC LOAD L is asserted, which causes the complement of the last five MD bits to be loaded into the Step Counter. Signal $+1 \rightarrow$ SC L is generated at EAE Timing Pulse (ETP) time by SHIFT OK H and ROM 15 L .
ROM 15 L is decoded when a shift operation is to take place.
When it is desired to load the AC Register with the contents of the Step Counter, instruction SCA asserts ROM 25 L . During TS3 L, SC $\rightarrow$ DATA H is asserted, gating the contents of the Step Counter to the DATA BUS.

### 1.22.2 Step Counter Logic

The Step Counter logic is illustrated in Figure 1-31. IC 8266 transmits the complement of DATA 7 through 11 and the uncomplemented MD bits. When signal DATA $\rightarrow$ SC goes high, the DATA BUS bits (low for 1) are applied to the Step Counter (high for 1). Otherwise, bits MD7-11 (low for 1) will be complemented and applied to the Step Counter (high for 1). The Step Counter loads the contents of the four input lines when SC LOAD L is received and increments when it receives the signal $+1 \rightarrow$ SC L. The Step Counter is IC 74193. It is usually used to count up to zero. When the count reaches 0 , signal $S C=0 L$ is asserted.

Signal LAST STEP $L$ is generated when $S C=13_{8}$ during an MUL, when $S C=14_{8}$ during a DVI, and when $S C=37$ for all operations.


Figure 1-31 EAE Step Counter

### 1.22.3 Shift Right/Shift Left Control Logic

The shift right/shift left control logic is illustrated in Figure 1-32. The 8235 ICs are multiplexers that receive select signals at pins 7 or 9 to select signals being received at pins $1,2,10$, or 14. LEFT $L$ is enabled during an SHL, NORMALIZE, or DVI instruction. The shift-right (ASR or LSR) and multiply instructions cause RIGHT L to be asserted.

### 1.22.4 Shift OK Logic

The shift OK logic (Figure 1-33) monitors the contents of the AC and MQ during the NMI instruction and checks for LAST STEP L. When LAST STEP L becomes low during an SHL, LSR, or ASR instruction, $\mathrm{SC}=37$. If the MODE flip-flop is set, indicating the new or Mode B instruction set is in use, SHIFT OK H is grounded to prevent the last shift from occurring. During an NMI instruction, SHIFT OK H is grounded when the number becomes normalized, to prevent an extra shift from taking place as the processor is restarted.

### 1.22.5 EAE Carry In Logic

Signal CARRY IN L is developed by the EAE under the conditions shown in Figure 1-34. ROM output, ROM 22 L is decoded when an SAM, DCM, or DPIC instruction is to be performed. If the EAE is off (SAM or Step 1 of DPIC and DCM) CARRY IN L is generated. ROM 13 L controls the coupling of carries, and introduces a CARRY IN L if the Link is set during Step 2 of DPIC and DCM and the two EXECUTE cycles of the DAD instruction.


Figure 1-32 EAE Shift Right/Shift Left Control Logic


* Low only for NMI instruction.

Figure 1-33 Shift OK Logic


Figure 1-34 EAE Carry In Logic

### 1.22.6 MQ Register Shift Left Logic

The MO Register shift left logic is illustrated in Figure 1-35. Decoded outputs ROM 14 L and ROM 15 L , with EAE, select such signals as SHIFT OK H and CARRY OUT L, etc. Signal MO DATA L provides quotient information to MQ11 during a divide. Otherwise, MQ DATA $L$ remains high, shifting zero into MQ11 for NMI and SHL instructions. Signal SHL + LD EN L forces the MQ Register to shift one place to the left. Also shown with this logic is the DIV LINK and other gating required to generate the quotient bit.

### 1.22.7 AC to MO Transfer Signals

Figure 1-36 illustrates the conditions when the signal $A C \rightarrow$ MO ENA $L$ can be asserted. This gating is used during the DAD and DST instruction as a part of the $A C \rightarrow M Q$ swapping process. AC $\rightarrow$ MQ ENA $L$ is also generated for the DPIC and DCM instructions in the M8310, as described in Volume 1, Paragraph 3.40.

### 1.23 DESTINATION CONTROL SIGNALS

The signals that actually cause register loading are called destination control signals. In the case of the EAE, only the AC LOAD L and MQ LOAD L signals are developed in the EAE logic. Other loading signals, including MB LOAD L, are asserted by the processor. Figure 1-37 illustrates how the AC, MQ, and MB Register loading signals are generated.


Figure 1-35 MQ Register Shift Left Logic


Figure 1-36 AC $\rightarrow$ MO TRANSFER Signal


Figure 1-37 Destination Control Logic

### 1.24 EAE START/STOP LOGIC

The EAE start/stop logic, shown in Figure 1-38, transfers timing generation from the CPU to the EAE. Up to TP3 of certain EAE cycles the generation of all timing signals is under CPU control. At TP3, timing control can be transferred to the EAE to allow high-speed multiple shifts and/or adds. At the conclusion of these special operations, timing is returned to the CPU.

The EAE grounds OMNIBUS signal NOT LAST XFER L before TP3 when the current instruction and major state requires running the EAE timing chain. The NLX flip-flop is clocked 100 ns after the trailing edge of TP2, after the ROMs and associated decoding have had ample time to settle. If the D input to NLX is high, one of the following instructions has been decoded; the major state is the one in which the EAE operation is to take place.

Instructions which start the EAE Timing Chain:
ASR, LSR, SHL, NMI, MUY, DVI, DPIC, DCM
The output of the NLX flip-flop is applied to one input of a two-input NAND gate (labeled A in Figure 1-38) whose output grounds NOT LAST XFER L. At the same time, the other input of gate $A$ is high, unless a Divide Overflow situation is detected by gate B. If NOT LAST XFER L is low at the leading edge of TP3, CPU timing is interrupted as described in Volume 1, Paragraph 3.21. EAE TG START H is ANDed with TP3 and the result used to set the E SYNC flip-flop. At the trailing edge of TP3, the EAE ON flip-flop is clocked and sets. The EAE's timing chain is now running.

The EAE continues to run until some condition within the EAE causes EAE STOP $H$ to go high. At the leading edge of the next ETP, E SYNC clears. At the trailing edge of the same ETP, EAE ON clears and stops the EAE. Signal RESTART L has the same effect on the Timing Generator of the CPU (but not the Major Registers) as does BUS STROBE $L$ - it starts the CPU if NOT LAST XFER $L$ is high. RESTART $L$ is generated twice, once when the EAE starts (it has no effect then), and once when the EAE stops. NOT LAST XFER L is high by the time the second RESTART L signal is generated, because NLX is cleared by one of the EAE's timing generator flipflops (TG2) a short time after the trailing edge of TP3 and well before the leading edge of the first ETP.

### 1.25 EXTENDED EAE LOGIC

The extended EAE logic (Figure 1-39) consists of a D-type flip-flop called EX1 and its associated logic. When set, EX1 forces a second EXECUTE cycle and causes the processor to access the next sequential memory location. Signal NEXT LOC H is used to generate CARRY IN L and to ground EXO, which causes MA + 1 to the MA Register.

The logic gating for the EX1 data input is limited to either a DAD or DST instruction. DAD, DST, MUY, and DVI are the only EAE instructions that enter a DEFER cycle. For both MUY and DVI instructions, EIR6(1) is low and, therefore, prevents the EX1 flip-flop from being set.

### 1.26 EAE LINK CONTROL LOGIC

The EAE link control logic (Figure 1-40) contains all of the Link Control elements required to load the Link and to disable the Link so that it is not affected by certain processor-EAE operations. For a better understanding of Link operation within the processor, refer to Volume 1, Paragraph 3.39.


Figure 1-38 EAE Start/Stop Logic


Figure 1-39 Extended EAE Logic

Signal LINK DATA L provides information to be loaded into the Link by the LINK LOAD L pulse. This information may be one of the following:

| Enable | Result if Link Loaded | Used By |
| :--- | :--- | :--- |
| None | Zero | DVI (to clear overflow <br> indication) MUY, LSR, <br> DAD |
| ROM 11 L | Carry from adders | DAD, DPIC, DCM |
| ROM 13 L | AC0 | ASR, NMI |
| DVI EAE ON (0) | One | DVI (to anticipate <br> overflow) |

The LINK LOAD L signal is generated at TP3 if ROM 17 is low (usually to preset the Link) and at ETP time during left shifts. During the execution of DVI, the Link is set at TP3 (for possible overflow indication) and cleared if the DVI process reaches LAST STEP L (meaning a legal divide has occurred). During the right shift and MUY instructions, the Link is not modified.

During left shifts, data is introduced from MOO to AC11 via a line called ADLK L. During SHL or NMI instructions, MOO is gated directly to ADLK L. For DVI, MOO is sometimes inverted before being applied to ADLK L. The gating logic, which depends on MO11 and whether the first divide step has taken place (EAE ON), is also shown in Figure 1-40.

The AD LK DIS L signal disables the normal Link gating described in Volume 1, Paragraph 3.39. ADLK DIS L must be low any time the LINK LOAD L/LINK DATA L inputs are used or whenever left shifts are performed in order to avoid conflict with the normal link gating. This line is grounded by ROM 16 L .

### 1.27 EAE SKIP LOGIC AND GT FLAG

The EAE skip logic is illustrated in Figure 1-41. There are two methods of generating a SKIP L signal. Signal NEXT LOC H, which is generated by the extended EAE logic, is inverted and applied to the SKIP L line. Signal NEXT LOC H also generates CARRY IN L.


Figure 1-40 EAE Link Control


8E-0446


Figure 1-41 EAE Skip Logic

The SKIP line is also grounded when a DPSZ instruction is being performed. This instruction tests the AC and the MQ for 0 . If both registers equal zero, the SKIP $L$ signal will be asserted. SKIP L is used to set the SKIP flip-flop in the processor's logic at TP3. For information on the processor's skip logic, refer to Volume 1, Paragraph 3.38.

The more complex part of the skip logic involves the Greater Than (GT) flag. When the GT flip-flop is set, instruction SGT forces the SKIP line to go low. The GT flag can be changed by one of three methods:

## Method

RTF instruction
SAM instruction

ASR or LSR

Source of Information

## DATA 1

Set if MO greater than or equal to $A C$; cleared otherwise. Previous MO11

The GT flag is cleared if the EAE is in Mode A; hence, the flag is active only for Mode B instructions.

## SECTION 5 MAINTENANCE

Since the EAE is physically connected to the Central Processor Timing Generator and OMNIBUS, a definite possibility exists that some EAE malfunctions will not be caused by the EAE modules. For this reason, the following procedure is suggested.

Step

3 Insert M8340 in OMNIBUS and connect it to the Timing Generator via the " J " top connector.

Perform PDP-8/E Instruction Tests 1 and 2.
Insert M8341 in OMNIBUS and connect it to M8340 connector H.
Perform PDP-8/E Instruction Tests 1 and 2.
Connect M8341 to M8310 via "F" connector.
Perform PDP-8/E Instruction Tests 1 and 2.

## NOTE

If problems are encountered during this procedure, they can be isolated by troubleshooting the processor, and tracing the malfunction back to the last module or connector that was added to the system.

When this procedure fails to isoiate a maifunction, perform EAE Instruction Tests 1 and 2, and the EAE Extended Memory Test. One of these tests should give some idea of the problem.

Once the problem is pinpointed, write and toggle in a simple program using the malfunctioning instruction.

The following basic ideas can be built upon or modified to suit any special purpose:

1. Mode Changing Instructions

0/ 7431 SWAB
7447 SWBA
5000 JMP 0
2. SCL or ACS (dependent on mode)

Mode A
0/ 7604 LAS
3003 DCA.+2
7403 SCL
XXXX OPERAND
5000 JMP 0

3 SCA or SCA, CLA

## Mode A

0/ 7604 LAS
3003 DCA .+2
7403 SCL
XXXX OPERAND
7441 or SCA or SCA, CLA
7641
7000
$\downarrow$
7000
5000 JMP 0

## Mode B

0/ 7431 SWAB
7604 LAS
7403 ACS
7441 or SCA or SCA, CLA
7641
7000
$\downarrow$
7000
5001 JMP 1
4. SHL Shift Left

Mode A
0/ 7604 LAS (Shift Count = one more than the last five bits of the location following SHL)
3006 DCA
1050 TAD MQ
7421 MQL
1051 TAD AC
7413 SHLXXXX SHIFT COUNT
7000$\downarrow$NO OPS WILL HOLD AC AND MO FOR OBSERVATION7000 」
7621 CAM
5000 JMP 0
Mode B
0/ 7604 LAS (Shift Count = last five bits of location following SHL)
3007 ..... DCA
7431 SWAB
1050 TAD MO
742 ..... MOL
1051 TAD AC
7413 SHL
XXXX SHIFT COUNT
7000$\downarrow$NO OPS WILL HOLD AC AND MQ FOR OBSERVATION
70007621 CAM
5001 JMP 1
5. NMI
0/ 7431 SWAB (Start here if Mode B)
1/ 1050 TAD MO (Start here if Mode A)
7421 MQL
1051 TAD AC
7411 ..... NMI
7000$\downarrow$HOLDS AC AND MQ FOR OBSERVATION
7000
5001
6. ASR or LSR
0/ 7604 LAS (Shift Count = One more than this number in location following ASR or LSR if Mode A)
3007 DCA (Shift Count = Number in location following ASR or LSR if Mode B)
7431 SWAB (Start here if Mode B)
1050 TAD MO (Start here if Mode A)
7421 MOL
1051 TAD AC
7415 or ASR or LSR
7417
XXXX SHIFT COUNT

7. MUY

## Mode A

0/ 7406 LAS (Multiplier)
3006 DCA
1050 TAD MQ
7421 MQL
1051 TAD AC
7405 MULTIPLY
XXXX MULTIPLIER
7000
$\downarrow \quad$ HOLD AC AND MQ FOR OBSERVATION
7000
5000 JMP

## Mode B

0/ 7431 SWAB
7604 LAS (Multiplier)
3100 DCA 100
1050 TAD MQ
7421 MQL
1051 TAD AC
7405 MULTIPLY
100 ADDRESS OF MULTIPLIER
7000
$\downarrow$ HOLD AC AND MO FOR OBSERVATION
7000
5000 JMP
8. DVI

## Mode A

0/ 7604 LAS (Divisor)
3006 DCA
1050 TAD MQ
7421 MQL
1051 TAD AC
7407 DVI
XXXX DIVISOR
7000
$\downarrow \quad$ HOLD AC AND MQ FOR OBSERVATION
7000
5000 JMP
Mode B
0/ 7431
7604 LAS (Divisor)
3100 DCA 100
1050 TAD MQ
7421 MQL
1051 TAD AC
7407 DIVIDE100 ADDRESS OF DIVISOR
7000
$\downarrow$ HOLD AC AND MO FOR OBSERVATION
7000
5001 JMP
9. SAM
0/ 7431 SWAB
1050 TAD MQ
742 ..... MQL
1051 TAD AC
7457 ..... SAM
7000$\downarrow$HOLD AC, MQ AND STATUS FOR OBSERVATION7000
5001 ..... JMP
10. DAD or DLD
0/ 7431 SWAB
1050 TAD MQ
7421 MQL
1051 TAD AC
7443 or DAD or DLD
7763
XXXX ADDRESS OF WORD
7000$\downarrow$HOLD AC AND MO FOR OBSERVATION70005001
11. DST CONFIGURE AC AND MQ
0/ 7431 SWAB
7445 ..... DST
100 LOCATION OF WORD
7763 DLD
100
7000
$\downarrow$7000
5001
(continued on next page)
12. DPIC

0/ | 7431 | SWAB |  |
| :--- | :--- | :--- |
| 7573 | DPIC |  |
|  | 5001 | JMP |

13. DCM

0/ 7431 SWAB
1050 TAD MQ
7421 MQL
1051 TAD AC
7575 DCM
1051 TAD Original AC
7440 SZA
7402 HLT
7521 SWP
1050 TAD Original MQ
7440 SZA
7402 HLT
7621 CAM
5001 JMP
14. DPSZ

0/ 7431 SWAB
7621 CAM
7451 DPSZ
7402 HLT
5001 JMP

The programs listed above, when used in conjunction with the flowchart, ROM encoding matrix, and print set, provide simple, repetitive troubleshooting instructions.

Use the following check list as a guideline.
a. Instruction was properly loaded into the Op-decoder.
b. ROM address is correct.
c. ROM outputs are correct.
d. Step Counter decodes last step properly.
e. Control and loading signals listed on the flow chart are occurring at the correct time in relation to time states and bit configurations.

## SECTION 6 SPARE PARTS

Table 1-4 lists recommended spare parts for the KE8-E. These parts can be obtained from a local DEC office or from DEC, Maynard, Massachusetts.

Table 1-4
Recommended KE8-E Spare Parts

| DEC Part No. | Description | Quantity |
| :---: | :---: | :---: |
| 19-05585 | IC DEC 7476 | 1 |
| 19-05576 | IC DEC 7410 | 1 |
| 19-09955 | IC DEC 7412 | 1 |
| 19-10018 | IC DEC 74193 | 1 |
| 19-09934 | IC DEC 8266 | 1 |
| 19-09267 | IC DEC 74H11 | 1 |
| 19-05635 | IC DEC 74H20 | 1 |
| 19-05586 | IC DEC 74H40 | 1 |
| 19-09486 | IC DEC 384 | 1 |
| 19-09004 | IC DEC 7402 | 1 |
| 19-09667 | IC DEC 74 H 74 | 1 |
| 19-09059 | IC DEC 74H30 | 1 |
| 19-09973 | IC DEC 97401 | 1 |
| 19.09485 | IC DEC 380 | 1 |
| 23-001A1 | IC Encoded ROM (Drives ROM 11-18) | 1 |
| 23-002A1 | IC Encoded ROM (Drives ROM 21-28) | 1 |
| 19-09930 | IC DEC 7405 | 1 |
| 19-09705 | IC DEC 8881 | 1 |
| 19-05515 | IC DEC 7400 | 1 |
| 19-07686 | IC DEC 7404 | 1 |
| 19-09062 | IC DEC 74H53 | 1 |
| 19-10011 | IC DEC 7486 | 1 |
| 19-09935 | IC DEC 8235 | 1 |
| 13-00295 | Resistor 330 $1 / 4 \mathrm{~W}$, 5\% | 1 |
| 13-00365 | Resistor 1K, 1/4W, 5\% | 1 |
| 13-00317 | Resistor 470 , 1/4W, 10\% | 1 |
| 10-00067 | Capacitor $6.8 \mu \mathrm{~F}, 5 \mathrm{~V}, 20 \%$ Solid Tantalum | 1 |
| 10-01610 | Capacitor $0.01 \mu \mathrm{~F}, 100 \mathrm{~V}$, 20\% Ceramic Disk | 1 |

## PART 2 <br> MEMORY EQUIPMENT OPTIONS

## CHAPTER 1 MR8-F 1K PROM

## SECTION 1 INTRODUCTION

The MR8-F is a memory option for the PDP-8/E, PDP-8/F, and PDP-8/M computers. There are four versions of the MR8-F. The MR8-FA is a 256 word (12-bit words) PROM. The MR8-FB is a 1 K word (12-bit words) Reprogrammable Read-Only Memory (PROM) with 256 words of Random Access Read/Write Memory (RAM). The MR8-FC is a 1 K word ( 12 bits) PROM only and the MR8-FD is a 512 word ( 12 bit) PROM only. These two versions are identical to the MR8-FA except for the larger PROM capacity. The following descriptions of the MR8-FA are the same for the MR8-FC and D.

The MR8-F has a switch (SW) start capability such that a program can be started using SW on the operator's or programmer's console.

From a programming point of view, the MR8-F is addressed in the same manner as core memory (Paragraph 3.2.4 Volume 1). The MR8-FA is organized as $400_{8}$ words ( $256_{10}$ words) of Reprogrammable Read-Only Memory. The MR8-FA can be located starting at the beginning of any even numbered page in any field, such as $0000_{8}$, $0400_{8}$, or $0600_{8}$. Note that the corresponding memory locations cannot be used by core memory while the MR8-FA is installed in the OMNIBUS. When a memory location assigned to the MR8-FA is addressed, ROM ADDR $L$ is asserted to disable core memory.

The MR8-FB is organized as $2000_{8}$ words ( $1024_{10}$ words) of PROM and $400_{8}\left(256_{10}\right)$ words of RAM. It is addressed the same way as the MR8-FA and core memory, although the PROM is a 13 -bit memory. The 13 th bit of PROM may be set to logical 1 when MR8-FB is programmed to allow the program to address a word in the Read/Write memory. When the 13th bit of PROM is a 1 , the 8 least significant bits of the PROM output are the address lines of the 256 RAM locations. During a Read access the 8 least significant bits are treated as an operand to point to a Read/Write location in RAM. This allows the programmer to use instructions that require a Write operation, i.e., JMS, DCA, and ISZ. It does not mean that the MR8-FB is a $2400_{8}$ word memory, it still has only $2000_{8}$ words. Each time a R/W (RAM) Location is used, it takes one PROM Location to address it.

The MR8-FB does not pull ROM ADDR $L$, so it must be assigned addresses that are not assigned to core memory. The MR8-FB operates from the OMNIBUS like any other PDP-8/E memory. The 256 words of Read/Write memory are spread throughout the 1 K of PROM memory where they are needed. All or none of the 256 words of Read/Write memory may be used.

### 1.1 PHYSICAL DESCRIPTION

The MR8-F consists of the M8349 Quad Module which plugs into the OMNIBUS. The M8349 contains address select diodes which can be arranged to select different addresses for the MR8-F. This allows the system to be expanded by the addition of other M8349 modules, up to a maximum of four MR8-FBs in a system. This maximum is due to the high +5 V current $(3.8 \mathrm{~A})$ of the MR8-FB.

There are tabs on the M8349 module for the application of +5 V from a battery power supply to the bipolar read/write chips during an ac power loss. This prevents the loss of their contents during an ac power failure. If the battery supply is not used, jumper the normal +5 V to the read/write chips.

### 1.1.1 MR8-F Specifications

The following is a list of MR8-F specifications:

## Characteristics

## Power Requirements

Memory Cycle Time
PROM Erasure Method
PROM Programming Method
Memory Capacity
MR8-FA
MR8-FB
MR8-FC
MR8-FD
Temperature
Prerequisites

Testing

### 1.1.2 Documentation

The following documents are necessary for the operation, installation, and maintenance of this option:
a. PDP-8/E and PDP-8/M Computer Handbook - DEC 1973
b. PDP-8/E/F/M Maintenance Manual - Volume 1
c. Introduction to Programming - 1972
d. DEC Engineering Drawing M8349-0-0
e. MR8-F PROM Diagnostic, MAINDEC-8E-DHMRC-D
f. MR8-F PROM Utility Programmer, MAINDEC-08-DHMRD
g. MR8-F Program Format Description, DEC-08-OMRAA-A-D

## SECTION 2 INSTALLATION AND ACCEPTANCE TEST

The MR8-F is installed on site by DEC Field Service personnel. The customer should not attempt to unpack, inspect, install, or service the MR8-F.

### 1.2 INSTALLATION REQUIREMENTS

Primary requirements for installation of the MR8-F are:
a. A Teletype ${ }^{\circledR}$ programmer's console and at least 4 K of Read/Write Memory must be available to run the MR8-F diagnostics.
b. MR8-F diagnostics and documents must be available to check the MR8-F.
c. The PDP-8/E timing board M8330 installed in the system must be REV E or later.
d. The paper tape used to program the PROM must be available to run the diagnostic.

### 1.2.1 Installation

Perform the following to install the MR8-F:

## Step <br> Procedure

1
2 Ensure all of the hardware on the shipping list is included in the shipment.
3 Ensure proper diodes are installed in the M8349 module to select the starting address for the 1 K PROM or 256 -word ROM (drawing CS-M8349-0-0).

4 If this module is to use SW Start, ensure the jumpers are installed to select the starting address (drawing CS-M8349-0-0), and that SW DIS jumper is in. If SW Start is not to be used, then SW DIS jumper should be removed.

5 If this is a 256-word ROM (MR8-FA), ensure YA1 and YA2 jumpers are installed.
6 Insert the M8349 module in the OMNIBUS (Table 2-3 of the PDP-8/E/F/M Maintenance Manual, Volume 1) and install the top connectors (H8511). If an M8330 module is installed, remove the M8330 module and install the M8349 module in its place.

7 Ensure the M8330, timing board installed on the OMNIBUS is REV C or higher.

### 1.2.2 Acceptance Test

Run MAINDEC-8E-DHMRC-PB to check the MR8-FA or MR8-FB. Instructions for running the diagnostic are included in the document with the paper tape. The diagnostic checks the contents of PROM against the program tape used to program the MR8-F, exercises the Read/Write locations in RAM to ensure there is no interaction between them, and ensures that the RAM reads and writes correctly.

## NOTE

The MR8-FA or B PROM must be programmed at DEC before it is shipped or the customer must obtain a Programmer (MR8-SL) to program the MR8-F. In either case, the tape used to program PROM must be available to run the diagnostic.

[^2]
## SECTION 3 MR8-F DESCRIPTION AND ADDRESSING

### 1.3 MR8-F DESCRIPTION

Figure 1-1 is a block diagram of the MR8-F. The functional groups of logic shown in Figure 1-1 are discussed in the following paragraphs.

### 1.3.1 Address Decoder

The Address Decoder contains address select diodes that can be arranged to assign a $2000_{8}$ block of addresses to the MR8-FB or $400_{8}$ block of address to the MR8-FA. When the MA lines (MA 00-MA 03 are applied to the select diodes in the correct order, MCL FIELD L is asserted to indicate that the MR8-F is selected by the progran Also included is the Field Selection Decoder, which, by using three jumpers, selects the field where the PROM program will run.

### 1.3.2 Starting Address Decoder

The Starting Address Decoder is used to start a program whose starting address is location $000_{8}$ or $\mathbf{2 0 0}_{8}$ of any 1 K memory in any memory field when SW on the console is pressed.

### 1.3.3 Memory Control and Timing Logic

The Memory Control logic generates the necessary control signals to initialize the CPU and start a program at the specified starting address during SW operation. It also produces the timing signals required for the memory operation.
1.3.3.1 SW Start - When SW is pressed, the PROM initializes the CPU, loads a starting address, selects a memor! field, and starts the program at the address and field specified by the Starting Address Decoder. Figure 1-2 is a timing diagram for the SW start operation. The MR8-F signal used in this and other timing diagrams are explaine in Section 4. The standard OMNIBUS signals are defined in Table 1-1. When SW is pressed, the PROM must:
a. Initialize the CPU.
b. Load the starting address of the program, determined by jumpers (ST AD) on the board.
c. Load Extended Address (Memory Field), determined by jumpers (EMA) on the board. The instructior and Data Fields are connected together so both are enabled with one jumper.
d. Program is started.

The SW feature may be used only on one MR8-F and only if another option that uses SW Start is not installed on the OMNIBUS, the SW function is selected by the installation of a jumper in the Memory Control Logic of the M8349 (DIS).
1.3.3.2 Read or Read/Write - During a Read operation the contents of the PROM memory location addressed by the program are applied to the MD lines to be read into the processor. The timing diagram in Figure 1-3 assumes that the 13th bit is 0 and the contents of the addressed PROM location are applied to the MD lines.


* The SW start signals are PULSE LA, MEM START,

MS, DIS, LA EN, KEY CONT. These signals are
explaned in TABLE $9-4$ of the SMALL COMPUTER
explaned in TABLE
HANDBOOK - 1972
** This signal is used only on MR8-FA

Figure 1-1 MR8-F Block Diagram


Figure 1-2 SW Start Timing


Figure 1-3 Read Timing

When the 13th bit is a 1 , the 8 least significant bits ( $04-11$ of the PROM output) are used as an address rather than an operand to point to a Read/Write location in the 256 -word RAM. Figure $1-4$ shows the timing required for this operation. Whether a Read or Write operation will take place is determined by the operand in the RAM location addressed by PROM or by an operand in PROM that writes in this location.

### 1.3.4 1K PROM

Figure $1-5$ is a block diagram of the 1 K PROM. Oniy $400_{8}$ locations or $256_{10}$ words are shown in the diagram. A 256-word, 12-bit PROM ( $12 \times 256$ ROM matrix) is formed by one $256_{10}$ word, 8 -bit ROM and half of one 256 word, 8 -bit ROM. Using six ROM chips in this way produces $1024_{10}$ or $2000_{8} 12$-bit words of PROM. This is done by selecting one chip and either the upper or lower half of another chip for each read operation (Figure 1-6). As an example, if memory location 0000 is selected, E26 and the lower half of E50 are enabled.


RAM DATA


Figure 1-4 13th Bit Read/write Timing (Slow Cycle)


* THE 3072 BIT ROM MATRIX IS COMPRISED OF ONE $8 \times 25610$ ROM MATRIX AND haLF OF ANOTHER $8 \times 25610$ ROM MATRIX. 1 K OF PROM IS COMPOSED OF SIX ROM MATRICES FOR $1024_{10} 12$ BIT WORDS AND ONE ROM MATRIX FOR. THE 13 th BIT.

Figure 1-5 PROM Block Diagram


Figure 1-6 PROM Addressing Scheme

### 1.3.5 13th Bit PROM

The 13th bit PROM chip contains an additional bit for each of the $2000_{8}$ locations in PROM. If this bit is set to 1, the contents of the PROM location addressed by the program are used to select a location in Read/Write Memory. This allows the program to use instructions that require a Write operation which is not possible in straight ROM memories. The 13th bit is not seen by the processor or program.

### 1.3.6 ROM Address Flag

The ROM Address flag is enabled by the installation of a jumper (YA1) on the M8349 module for the MR8-FA. This allows ROM ADDR $L$ to be applied to the OMNIBUS when the 256 -word ROM is addressed and disables core memory. Signal ROM ADDR $L$ is required because the MR8-FA uses $400_{8}$ locations which overlay core memory.

### 1.3.7 Read/Write Memory (RAM)

The RAM is composed of twelve $256 \times 1$ bit chips. When the 13th bit of PROM is set, the 8 least significant bits of PROM in that location are used to address the RAM. The contents of RAM are then applied to the MD lines instead of PROM. The output of RAM is selected when $\overline{R O M} L$ is made true by the 13th bit.

To write in a RAM location that is addressed by the eight least significant bits of PROM, RAM MD DIR H must be asserted to generate a WRITE EN. If WRITE EN $L$ is asserted, data on the MD lines is written into the RAM location addressed by PROM, at TP3 time.

### 1.3.8 Data Multiplexer

The Data Multiplexer selects either ROM 00-ROM 11 or RAM 00-RAM 11 to be applied to the MD lines during a Read operation. $\overline{R O M} L$ is asserted if the 13 th bit is a 1 to select RAM $00-$ RAM 11. If the 13 th bit is 0 , $\overline{R O M} L$ is negated and ROM 00-ROM 11 is applied to the MD lines.

Table 1-1
MR8-F Signals

| Signal | Description |
| :---: | :---: |
| DLY 1 | DLY 1 (Delay 1) is a one-shot multivibrator that outputs a $1.2 \mu \mathrm{~s}$ pulse when SW on the programmer's console is pressed and raised. This signal sets the MCL GO flip-flop and pulls PWR OK low to start the timing and generation of CPU signals required to load the starting address and memory field from the Starting Address Decoder. |
| DLY 2 | DLY 2 (Delay 2) is a one-shot multivibrator that outputs a 100 ns pulse on the trailing edge of INIT H when MCL GO is set (1). This pulse sets MCL LA, clears MCL KC, and triggers DLY 3 on the trailing edge. This enables the following signals to be applied to the OMNIBUS. |
|  | MS IR DIS L <br> LA EN L <br> IND 1 L <br> KEY CONT L |
|  | Then MCL EN ST ADDR H is asserted to apply the starting address to the OMNIBUS. |
| DLY 3 | DLY 3 (Delay 3) is a one-shot multivibrator that is triggered by the trailing edge of DLY 2 to generate a 250 ns pulse. The 0 -side of DLY 3 is applied to DLY 4, which is triggered on the trailing edge of this pulse. This is used to separate the setting of levels from the pulse that loads these levels into the processor. |
| DLY 4 | DLY 4 (Delay 4) is a one-shot multivibrator that is triggered on the trailing edge of DLY 3. This delay, along with DLY 3, is triggered three times in the timing cycle. Twice DLY 4 produces PULSE LA L and the last time it produces MEM START L. |
| EN EMA H | EN EMA H (Enable EMA) is asserted at DLY 3 time when MCL GO (1), MCL KC (1), and MCL LA (1) are asserted. This puts the field select bits on the Data Bus, so that at the next PULSE LA, it is strobed into the processor. |
| EN ST ADDR H | EN ST ADDR H (Enable Starting Address) is asserted at DLY 2 time when MCL GO (1), MCL KC (0), and MCL LA (1) are asserted. This puts the starting address on the Data Bus, so that at the next PULSE LA, it is strobed into the processor. |
| INIT* | INIT (Initialize) is asserted if PWR OK H is asserted to clear all flags, the $A C$, and the interrupt and break systems. |
| IND 1* | IND 1 is asserted low at the same time as LA EN $L$ to ensure that only the data lines are on the Data Bus when the starting address is transferred during SW operations. |
| KEY CONT L* | KEY CONT $L$ is asserted by the MR8-F to generate STOP, enable loading of the EMA, reset the RUN flip-flop, and disable the interrupt system. |

Table 1-1 (Cont)
MR8-F Signals

| Signal | Description |
| :---: | :---: |
| MCL GO H | The MCL GO flip-flop is set by a DLY 1 pulse when SW on the console is pressed and raised. This signal enables the gates required to apply starting address, memory field, and CPU control signals to the OMNIBUS. |
| MCL LATCH P L | MCL LATCH P L is a $1.35 \mu$ s pulse asserted by WRITE H and RETURN H to clock ROM 00-ROM 11 or RAM 00-RAM 11 out of the Data Multiplexer and onto the MD lines during a Read operation. |
| MEM START L* | MEM START L is grounded prior to TP2 time to initiate a memory cycle. Memory cycles are continued until STOP is set. |
| PULSE LA H* | PULSE LA H is asserted twice during an SW operation to transfer the contents of the Data Bus to the CPMA Register. The Data Bus contains the starting address one time and the EMA bits the other time. |
| PWR OK H | PWR OK H (Power OK) is negated (low) if the power supply output drops below a predetermined level to initialize and stop the processor. In the MR8-F PWR OK H is negated during an SW operation to initialize the CPU. |
| RAM 00-RAM 11 | RAM 00-RAM 11 is the 12-bit output of the Read/Write Memory which is addressed by a location in PROM and applied to the MD lines if the 13th bit at that location in PROM is set. |
| ROM 00-ROM 11 | ROM 00-ROM 11 is the 12 -bit output of PROM when a memory location in PROM is addressed by the program. If the 13th bit is set to 1 , ROM 04-ROM 11 are used to address a location in RAM. |
| RAM MD DIR H | RAM MD DIR H is asserted by MD DIR L from the OMNIBUS to generate RAM WRT EN. RAM WRT EN is applied to the RAM chips to enable data on the MD lines to be written into RAM. |
| RAM WRT EN | RAM WRT EN $L$ is asserted to enable the write input to all RAM chips during a Write operation. This signal is controlled by RAM MD DIR L whose state is determined by MD DIR L from the OMNIBUS, and by TP3*. |
| RETURN H* | RETURN H is asserted during a Read or Write operation. It is used in the MR8-F during the read part of a cycle to trigger the MCL LATCH P L and STALL one-shot multivibrators. |
| ROM ADDR L | ROM ADDR $L$ is asserted to disable core memory when the 256 word ROM in the MR8-FA is addressed. |
| $\overline{\mathrm{ROM}} \mathrm{L}$ | $\overline{R O M} L$ is the output of the 13th bit multiplexer. It is used to select which output (ROM 00-ROM 11 or RAM 00-RAM 11) is to be put on the MD lines. It also enables RAM for a Write operation. |
| STALL L | STALL L is asserted for $1.2 \mu$ s to allow time for access to PROM memory and for data to settle on the MD lines. |

Table 1-1 (Cont)
MR8-F Signals

| Signal | Description |
| :---: | :--- |
| SW* $^{\text {SW }}$ | SW is asserted (low) when SW on the console is pressed to start the <br> timing sequence to load the starting address. Note the SW DIS jumper <br> must be installed to use this feature with the MR8-F. SW must be <br> pressed, then raised, to start the SW start timing cycle. |

[^3]
### 1.4 PROGRAMMING

The PROM chip is an ultraviolet (UV) erasable device. Seven PROMs are needed to accomplish the $1 \mathrm{~K} \times 12$ plus $1 \mathrm{~K} \times 1$ bit storage. The programming pulses needed are of high ( $35-48 \mathrm{~V}$ ) amplitude. To isolate these from the TTL logic, all pins of the PROM chips are brought out to top fingers on the 1 -side of the module. The TTL levels associated with the normal PROM functions are brought to the corresponding fingers on the 2 -side. In normal operation, single-width top connectors join the 1 -side to the 2 -side of the module. To program the PROM, the top connectors are removed and four cables are connected to the fingers instead. These cables make contact with the 1 -side only and are interlocked to prevent application of destructive voltages if the cables are plugged in incorrectly.

The PROM, when received from the factory or erased, contains all Os. When programming the PROM, you insert a 1 where it is needed. The 0 can be put in only by erasing the whole PROM; you cannot put a 0 into the PROM using the programmer. The PROM is reprogrammable a minimum of 100 times.

A normal problem with read-only memories is that codes must be specially written to avoid instructions that require a Write operation (i.e., JMS, DCA, and ISZ) and the placing of variable locations in R/W memory. In this PROM, that restriction is removed if the total number of alterable locations in a piece of core is 256 or less. This is done by making the PROM a 13 -bit memory. On a read access, if the 13 th bit is a 1 , the least significant 8 bits stored in the ROM are treated as an address, rather than an operand, and point to a read/write location. The 1 K of PROM are treated as an address, rather than an operand, and point to a read/write location. The 1 K of PROM provides 256 of these locations.

By checking a program as it is written, it is possible to tag all operands that may be changed in the course of execution and then to modify the program controlling the PROM programmer to set the 13th bit for this address and place the next available RAM address in this location. Thus, whenever this location in PROM is accessed, the actual data will be read from or written into the corresponding RAM location.

## Programming Sequence

| $210 /$ | TAD CONST |
| :--- | :--- |
| $211 /$ | DCA TEM |
| $212 /$ | ISZ CNTR |
| $213 /$ | TAD TEM |
| $214 /$ | JMS SUBR |

## Octal Codes for Program

| $210 /$ | 01254 |  |
| :--- | :--- | :--- |
| $11 /$ | 03361 |  |
| $12 /$ | 02255 |  |
| $13 /$ | 01361 |  |
| $14 /$ | 04300 |  |
| $254 /$ | 0010 | /CONSTANT 10 |
| $255 /$ | 10001 | /POINTS TO RAM LOCATION 1 |
| $361 /$ | 10002 | /POINTS TO RAM LOCATION 2 |
| $300 /$ | 10003 | /POINTS TO RAM LOCATION 3 FOR RETURN ADDRESS STORAGE |

After PROM is programmed, it must be checked using the MR8-F diagnostic and the tape used to program the PROM. PROM is read and compared with the program tape. The Read/Write locations specified by the 13th bit are exercised to determine if they read and write correctly.

The rules for programming and generating paper tapes to program the MR8-F are given in the MR8-F Program Format Description (DEC-08-OMRAA-A-D).

### 1.4.1 PROM Erasing Procedure

The PROM chips may be erased by exposure to high intensity, short wave, ultraviolet light at a wave length of $2537 \AA$. The recommended integrated dose (i.e., UV intensity $X$ exposure time) is $6 \mathrm{~W} \mathrm{sec} / \mathrm{cm}^{2}$. The ultraviolet lamps should be used without short wave filters and the PROM should be placed about one inch away from the lamp tube to be erased. This operation has the effect of writing all Os into the PROM. A UV Lamp (Model S-52) and UV Contrast Safety Goggles (Model UVC-303) can be purchased from ULTRA-VIOLET PRODUCTS, INC. San Gabriel, California 91778.

## WARNING

Short wave ultraviolet light can cause "Sunburning" of the eyes and skin. Eyes should be protected from exposure.

## SECTION 4 DETAILED LOGIC DESCRIPTION

### 1.5 INTRODUCTION

The MR8-F logic is divided into functional groups for discussion purposes. The block diagram, Figure 1-1, should be used to understand the interaction of the logic, the signal flow within the module, and the input or output signals.

### 1.5.1 Address Decoder

Figure 1-7 shows the Address Decoder logic. The address assigned to the MR8-F is selected by cutting out one of the diodes on each address bit. As an example, if the address assigned to the MR8-F requires EMA $2 L$ to be 1 , diode D3 is taken out, so that when EMA 2 L is a 1 , E24 and E17 do not ground the base of Q1. When the correct combination of 1 s and 0 s (the address of the MR8-F) are applied to the Address Decoder logic, the base of Q1 is positive and E9 is enabled to assert MCL FIELD H and MCL FIELD L. This enables the memory address bits (MA 04-MA 11) to be applied to the 1 K PROM chips and select a PROM memory location. This also enables the 13th bit decoder to determine if the 13th bit at that memory location is a 1.


Figure 1-7 Address Decoder Logic

### 1.5.2 Timing and Processor Control for SW Start of Memory

The logic used to initialize the processor, load the starting address and memory field, and start the program is shown in Figure 1-8. The timing required for this operation is shown in Figure 1-2.

A SW operation timing chain is created in the MR8-F by four time-delay one-shot multivibrators designated DLY 1 through DLY 4. The 74123 IC (Figure 1-8) consists of two one-shot multivibrators that output a pulse each time the input is triggered. The duration of the output pulse is determined by an external resistor and capacitor. (Refer to Appendix A of the PDP-8/E/F/M Maintenance Manual, Volume 1 for truth table, pin locator, and logic diagram.)

If the SW DIS jumper is installed, the timing chain is started by SW H from the control panel when SW is pressed and then returned to the up position. A positive-going transition on the SW line sets DLY 1 for $1.2 \mu \mathrm{~s}$. The RC network and feedback on the input line removes switch contact bounce.


Figure 1-8 MR8-F Timing and SW Operation Control Logic

PWR OK H is negated (pulled low) shortly after the DLY 1 pulse is generated if the RUN ON jumper is installed to supply a ground to E48, or if the RUN OFF jumper is installed and RUN L is negated (high). With the RUN OFF jumper installed as shown in Figure 1-8, SW operation takes place only when the processor is not running. If the jumper is installed in the RUN ON position, the SW operation takes place anytime SW is pressed. When PWR OK H goes low, the processor generates a 560 ms INIT H pulse to clear the processor and options.

After the $1.2 \mu$ SLY 1 times out and the 0 side goes high, it clocks the MCL GO flip-flop. MCL GO sets and MCL GO (1) H is true. This signal enables the signals to the Starting Address and Field Select logic, as well as most of the signals used by the processor during an SW start sequence. The timing out of DLY 1 also removes the NOT PWR OK signal, allowing PWR OK to go high (true).

When INIT times out and goes low, and with MCL GO set, DLY 2 is triggered to generate a 100 ns pulse. DLY 2 on the leading edge ensures that MCL KC is 0 and it sets MCL LA to 1 . With MCL LA and MCL GO set, IND 1 L , LA EN L, and MS IR DIS L are applied to the OMNIBUS. With MCL KC cleared, MCL EN ST ADDR H becomes true and the starting address is put on the data lines.

When DLY 2 times out ( 100 ns ), its trailing edge triggers DLY 3 which produces a 250 ns pulse. This delay allows the signals generated by the previous delay to settle on the OMNIBUS.

On the trailing edge of DLY 3, DLY 4 is triggered and it produces a 100 ns pulse. The DLY 4 pulse, along with MCL LA being set, enables NAND gate, E59 and produces PULSE LA H which loads the starting address into the processor. This pulse is fed back to DLY 3, MCL LA, and MCL KC. On the trailing edge of DLY 4, DLY 3 is triggered and MCL KC is set. Because MCL KC was a 0 , MCL LA remains set.

Now that MCL KC is set, MCL EN ST ADDR is removed and MCL EN EMA H is enabled and the field address is applied to the OMNIBUS. KEY CONT $L$ is also applied to the OMNIBUS.

Once again DLY 3 times out and triggers DLY 4. This again produces the 100 ns PULSE LA H signal, retriggers DLY 3, and clears MCL LA on its trailing edge. With MCL LA removed, all signals are disabled except MEM START.

When DLY 4 is triggered again by the trailing edge of DLY 3, the only signal generated is MEM START L. MEM START L is applied to the OMNIBUS to start the timing chain on the timing board of the processor and the RUN flip-flop sets. When RUN sets, MCL GO clears to disable the SW start logic. The next TP2 pulse clears MCL KC.

At this time, the program starts at the address specified by the starting address and field select logic (Figure 1-2).

### 1.5.3 Field and Starting Address Select Logic

The Field and Starting Address Select logic is shown in Figure 1-9. This logic determines the starting address and field in which the program that is started with the SW key resides. The starting address and field are selected by jumpers. Removing a jumper causes a 1 to be placed onto the Data Bus; otherwise, a 0 is placed on the Data Bus. These bits (1s or Os) are applied to the Data Bus when either MCL EN ST ADDR H or EN EMAH in the Control logic is true (Figure 1-8). DATA 6-8 and DATA 9-11 on the Data Bus are transferred to the IF and DF of memory extension control when PULSE LA H is asserted (Figure 1-8). DATA 00 and DATA 01 determines the 1 K block of memory in which the program resides, and DATA 4 determines the starting address $\left(000_{8}\right.$ or $\left.\mathbf{2 0 0}_{8}\right)$.

### 1.5.4 Memory Address Control Signal Generation

The logic shown in Figure $1-10$ generates MCL LATCH PULSE L, STALL L, and ROM ADDR L to control PROM and ROM memory access.


Figure 1-9 Field and Starting Address Select Logic
1.5.4.1 MCL LATCH PULSE L - The one-shot multivibrator E21A is triggered during Read operations by WRITE H (WRITE H is low) and RETURN H to generate a $1.35 \mu \mathrm{~s}$ pulse called MCL LATCH PULSE L. This signal clocks the PROM/RAM Data Multiplexer into the 12-bit latch. The latch enables the selected memory output to the MD lines via the memory buffers which are enabled by MCL FIELD H.
1.5.4.2 STALL DLY - STALL DLY (E21B) is triggered at the same time as E21A to generate a $1.2 \mu \mathrm{~s}$ pulse which is applied to the memory timing module. STALL L increases the memory cycle by $1.2 \mu \mathrm{~s}$ to allow for access time of PROM and time for the data on the MD lines to settle before it is transferred to the processor.
1.5.4.3 ROM ADDR - ROM ADDR is set by STALL DLY to disable core memory if the 256 word MR8-FA is to overlay the $400_{8}$ memory locations assigned to regular core memory. The jumper on the output of the E44 NAND gate is installed in the MR8-FA and removed from the MR8-FB. The MR8-FB does not occupy memory locations assigned to a regular core memory.

### 1.5.5 1K PROM Memory and Control Logic

Figure $1-11$ shows $400_{8}$ words of PROM, the Control logic required to read PROM, and the chip for the 13th bit addressing. Reading of the other PROM chips is accomplished the same way as the $400_{8}$ locations show (Engineering Drawing D-CS-M8349-0-0).


Figure 1-10 Memory Address Control Signal Generator

The Memory Address bits (MA 04-MA 11) are applied to the address inputs of the PROM 1702A chips (Appendix $A$ ) when MCL FIELD L is asserted by the Address Decoder (Figure 1-7). MCL FIELD L is asserted when this PROM is addressed by the program. BMA 02 and BMA 03 are applied to NAND gates E12 where they are decoded to enable the two addressed chips to be read. As an example, if BMA 02 and BMA 03 are both 0s, E12D is enabled and E26 and the lower half of E50 are selected. This is done by supplying a low input to CS of these 2 chips. The CS input to the 13 th bit chip is grounded so this chip is read every time. The output PROM is applied to the Data Multiplexer (Figure 1-12) except when bit 13 is a 1 . When bit 13 of the memory location addressed by the program is a $1, \overline{R O M} H$ and $\overline{R O M} L$ out of $E 16$ are asserted. Bit 13 is a 1 when the program must address a location in Read/Write Memory. When $\overline{R O M} L$ is asserted the eight least significant bits of PROM (ROM 4-ROM 11) are applied to the RAM chips to select a location in RAM.

### 1.5.6 256 Read/Write Memory and Control Logic

ROM 00-ROM 11 are applied to the 74200 RAM chips (Appendix $A$ ) when $\overline{R O M} L$ is asserted. $\overline{R O M} L$ is asserted if bit 13 is a 1. MCL FIELD $L$ is always asserted when the PROM is addressed. ROM 04-ROM 11 selects an address in RAM and RAM 00-RAM 11 are applied to the Data Multiplexer (Figure 1-12). The timing for this operation is shown in Figure 1-4.


Figure 1-11 1 K PROM and Control Logic


Figure 1-12 ROM and RAM Data Multiplexer and Latch

If the instruction specifies a Write operation for RAM, MD DIR L from the OMNIBUS is negated (high) and RAM WRT EN $L$ is asserted at TP3 time. RAM WRT EN $L$ is applied to the WRT input of all twelve RAM chips and the data on the MD lines (MD 00-MD 11) is written into the RAM location selected by ROM 04-ROM 11.

The tabs shown in Figure 1-13 are used to supply +5 V from a battery so that RAM will not be changed if power fails. The jumper shown takes the +5 V from the OMNIBUS to supply the RAM chips. It can be changed to use the battery voltage if this is desired by the user.

### 1.5.7 ROM and RAM Data Multiplexer

The ROM and RAM Data Multiplexer is shown in Figure 1-12. The multiplexer consists of three 74157 ICs that select either ROM 00-ROM 11 or RAM 00-RAM 11 to be applied to the MD lines. If the 13th bit is a 1 , ROM H is true (high) and RAM 00-RAM 11 are selected as an output; otherwise ROM 00-ROM 11 are selected.

The output of the Data Multiplexer is applied to a Latch Register (E22 and E39) where the selected output is clocked onto the Line Driver Buffer by MCL LATCH P L (Figure 1-10). The Line Drive Buffers are enabled by MCL FIELD H and RAM MD DIR L. MCL FIELD H is asserted anytime this PROM is selected and RAM MD DIR $L$ is high during Read operations.

## SECTION 5 MAINTENANCE

The general procedures concerning preventive and corrective maintenance are given in Volume 1, Chapter 4. When a malfunction in the MR8-FA or MR8-FB is suspected, the technician should use the diagnostic programs listed in Paragraph 1.1.2 to determine the nature of the problem. Refer to option schematic drawing E-CS-M8349-0-0 for IC locations and pin numbers. Test points are provided on the module to facilitate troubleshooting.

## NOTE

If any 1702A PROM chips are changed during a troubleshooting or maintenance operation all of PROM must be erased and reprogrammed.

## SECTION 6 SPARE PARTS

The recommended spare parts for the MR8-F are listed in Table 1-2.

## SECTION 7 IC DESCRIPTIONS

### 1.6 IC DESCRIPTIONS

### 1.6.1 DEC 74157 IC Description

The DEC 74157 IC is a Data Selector Multiplexer with buffered inputs and outputs (Figure 1-14). This IC has four 2-bit inputs, one of which is selected as an output. The output may be read via a strobe pulse, or in the case of the MR8-F, the strobe pulse may be grounded. When strobe is grounded the selected input is applied immediately as an output. When SELECT is high, the $B$ inputs ( $1 B$ through 4B) are selected as outputs, and when SELECT is low, the $A$ inputs ( $1 \mathrm{~A}-4 \mathrm{~A}$ ) are selected as outputs.


Figure 1-13 RAM Memory (256 Word)

Table 1-2
MR8-F Spare Parts

| DEC Part <br> Number | Description | Quantity |
| :---: | :---: | :---: |
| 11-00114 | Diode, D664 | 2 |
| $11-00113$ | Diode, D662 | 1 |
| 11.09990 | Diode, IN757A | 1 |
| 15-03100 | Transistor, 3009B | 1 |
| 15-09649 | Transistor, 2N3762 | 1 |
| 15-09338 | Transistor, 6531B | 1 |
| 19-09004 | IC, 7402 | 1 |
| 19-09931 | IC, 74 H 04 | 1 |
| 19-10436 | IC, 74123 | 1 |
| 19-05547 | IC, 7474 | 1 |
| 19-10392 | IC, 5380 | 1 |
| 19-10390 | IC, 7380 | 1 |
| 19-05575 | IC, 7400 | 1 |
| 19-09705 | IC, 8881 | 1 |
| 19-09267 | IC, 74 H 11 | 1 |
| 19-10652 | IC, 74174 | 1 |
| 19-10655 | IC, 74157 | 1 |
| 19-04057 | IC, 74 H 10 | 1 |
| 19-10393 | IC, 7384 | 1 |
| 19-10155 | IC, 7408 | 1 |
| 19-09936 | IC, 75151 | 1 |
| 19-09056 | IC, 74 H 00 | 1 |
| *23-041A4 | IC, 1702A (ROM) | 1 |
| 19-10818-2 | IC, 74200 or 3106 (RAM) | 1 |

*Must be reprogrammed when new ROM chip is installed.

In the MR8-FA, three of the ICs are connected to select either ROM 00-ROM 11 or RAM 00-RAM 11 for application to the MD lines.

### 1.6.2 DEC 74200 IC Description

The 74200 IC is a 256 -bit active-element memory comprising a monolithic transistor-transistor logic (TTL) array organized as 256 words of one bit each (Figure 1-15). It is fully decoded and has three gated memory-enable inputs to simplify decoding required to achieve the desired system organization. The memory-enable circuitry is implemented with minimal delay times to compensate for added system decoding which permits the total system read and write time to closely approach the cycle time of the 74200 IC, typically 42 ns .

The tri-state output combines the convenience of an open-collector output with the speed of a totem pole output; it can be bus-connected to other similar outputs, yet it retains the fast rise time characteristic of the TTL totem pole output. To minimize the possibility that two outputs at opposite logic levels are applied simultaneously to a common bus, the output-enable circuitry is designed such that the output disable times are shorter than the output enable times.


Figure 1-14 DEC 74157 IC Illustrations

## Write Cycle

The complement of the information at the data input is written into the selected location when all memoryenable inputs and the write-enable input are low. While the write-enable input is low, the output is in the high impedance state. When a number of outputs are bus-connected, this high impedance output state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up, if desired.

## Read Cycle

The stored information (complement of information applied at the data input during the write cycle) is available at the output when the write-enable input is high and the three memory-enable inputs are low. When any one of the memory-enable inputs is high, the output will be in the high impedance state.

In the MR8-F, twelve of these $256 \times 1$ bit chips are used as a 256 word Read/Write Memory.

### 1.6.3 DEC 1702A IC Description

The DEC 1702A IC (Figure 1-16) is a 256 word, 8-bit, electrically programmed ROM. The 1702A is packaged in a 24 pin package with a transparent quartz lid. The transparent quartz lid allows the user to expose the chip to ultraviolet light and erase the bit pattern (write all Os). The erase procedure may be repeated up to 100 times without affecting the reliability of the ROM chip.

Initially all 2048 bits of the ROM are in the 0 state (output low). Information is introduced by writing 1 s in the proper bit locations. To program these chips, word addresses are selected by the decoding logic used in a Read operation and the eight output terminals are used as data input terminals to write the desired data word. All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals. Programming (pin 13) must be low to write 1s into the chip.

The 1702A is static and requires no clock pulses. To read a memory location, the hardware need only supply the address inputs and assert the chip-select input. A chip is selected when the CS input is low.


Figure 1-15 DEC 74200 IC Illustrations (256-bit RAM) (Sheet 1 of 2)


Figure 1-15 DEC 74200 IC Illustrations (256-bit RAM) (Sheet 2 of 2)


NOTE:
Logic 1 at input and output is a high and logic $O$ is low
8E-0700

Figure 1-16 DEC 1702A IC Illustrations


[^0]:    a. PDP-8/E \& PDP-8/M Small Computer Handbook - DEC, 1973
    b. PDP-8/E Maintenance Manual - Volume 1
    c. Introduction to Programming - DEC, 1972
    d. DEC engineering drawings M8340-0-1 and M8341-0-1
    e. KE8-E EAE Test Part 1, MAINDEC-8E-DOLB-D
    f. KE8-E EAE Test Part 2, MAINDEC-8E-DOMB-D
    g. KE8-E EAE Extended Memory Exerciser, MAINDEC-8E-DORA-D

[^1]:    *Link refers to Processor Link, DIV LNK refers to EAE Link.

[^2]:    ${ }^{\circledR}$ Teletype is a registered trademark of Teletype Corporation.

[^3]:    *These signals are defined in detail in Chapter 9 of the Small Computer Handbook - DEC, 1972. The descriptions here apply only to the MR8-F.

