

IDENTIFICATION

PRODUCT CODE: MAINDEC 12-D8CC-D
PRODUCT NAME: KW12A CLOCK TEST
DATE CREATED: JUNE 19, 1970
MAINTAINER: DIAGNOSTIC GROUP
AUTHOR: HAROLD LONG

1 ABSTRACT

- 1.1 The KW12 Real Time Clock Test is designed to verify the correct operation of the Buffer Preset Register, Clock Counter Register, Clock Control Register, Clock Enable Register, Clock I/O Interface, External Input Channels, and Fast Sample Mode (if the AD12 option is concurrently installed.)
- 1.2 Program Control is maintained by a monitor resident in Bank 0. Several options are available to the operator for error handling.

2 REQUIREMENTS:

2.1 Equipment:

- a) A PDP-12 with KW12 installed.
- b) An AD12 Analog-to-Digital Converter if Fast Sample testing is required.
- c) An ASR-33 or equivalent.

2.2 Preliminary Programs

- a) All Central Processor and Memory Diagnostic Programs for a basic PDP-12 must be able to run successfully prior to testing the KW12.

2.3 Storage:

- a) 4K minimum core.
- b) Program occupies locations 00000 to 76000.

3 LOADING PROCEDURES

3.1 Method

This program must be loaded with the binary loader. If you are unfamiliar with the proper binary loading procedures refer to "Appendix A" of this program, otherwise proceed with the following:

- a) Set the teletype reader switch to FREE.
- b) Open the teletype reader and insert the program tape so that the arrows on the tape are visible to and pointing toward the operator.
- c) Close the reader and set the reader switch to START.
- d) Set the teletype front panel switch to ON LINE.
- e) Set the LEFT switches to 7777.
- f) Set the RIGHT switches to 40000.

- g) Set the MODE switch to 8 mode.
- h) Depress I/O preset.
- i) Depress START 1S.
- j) When the program tape has been read the ACCUMULATOR must be $\beta\beta\beta\beta$ if it is not, a read-in error has occurred and one might try reloading the binary loader.
- k) Remove the program tape from the reader.

4 STARTING PROCEDURES

4.1 Method

- a) Set the MODE switch to 8 mode.
- b) Set the LEFT switches to $\beta\beta\beta\beta$.
- c) Set the RIGHT switches to the desired options.
- d) Depress I/O preset.
- e) Depress START 2 β .
- f) The program is now running. The teletype bell will ring at the end of each pass. In addition, the contents of the pass counter will be typed out.

4.2 Switch Settings

- a) If Fast Sample testing is to be attempted, set knob β fully counterclockwise and knob 1 fully clockwise.
- b) Set the selector switches on the front panel to line frequency.
- c) Set the input level knobs to mid-range.
- d) Select any desired error handler options. With RSW = $\beta\beta\beta\beta$, the following sequence will occur for an error:
(MESSAGE TYPEOUT...ERROR HALT) the operator selects any further error options and depresses continue...
(MONITOR EXECUTES NEXT SEQUENTIAL TEST)

```

RSW  $\beta\beta$  = 1, INHIBIT ERROR HALT
RSW  $\beta 1$  = 1, INHIBIT ERROR PRINTOUT
RSW  $\beta 2$  = 1, SCOPE LOOP ON ERROR
RSW  $\beta 3$  = 1, SCOPE LOOP ON NON-FAILING TEST
RSW  $\beta 4$  = 1, INHIBIT FAST SAMPLE TESTING
RSW 05 = 1, INHIBIT BELL RINGING
RSW 06 = 1, INHIBIT PASS COUNTER PRINTOUT

```

5

ERROR ROUTINE

5.1 Error Printout

- a) The error messages have the following general form:

```

TEST NO. TEST MESSAGE
REG1 REG2 REG3 ...

```

- b) TEST NO. refers to the test number as organized in the listing. This is included to aid the operator in finding the test in the listing.
- c) TEST MESSAGE is the body of the text, describing what was tested, and indicating any areas of probable failure.
- d) REG1, REG2, REG3, are specific data words pertaining to the failure.

5.2 Error Messages

TST10 CLAB CHANGED AC
7741 7020

TST11 CLBA FAILED
0402 7020

TST12 CLAB FAILED
0402 7020

TST13 CLAB FAILED
7741 7020

TST14 CLAB FAILED
0402 7020

TST15 CLBA CHANGED BUFFER
0402 7020

TST16 CLAB <> CLBA FAILED
7741 7020

TST17 CLAB <> CLBA FAILED
0402 7020

TST18 CLAB <> CLBA FAILED
0402 7020

TST19 CLEN CHANGED AC
7741 7020

TST20 CLEN CHANGED BUFFER
7741 7020

TST21 CLCA FAILED
0402 7020

TST22 "CLR CNT" FAILED
0402 7020

TST23 CLEN FAILED
7741 7020

TST24 CLEN FAILED
0402 7020

TST25 CLCA CHANGES COUNT
0402 7020

TST26 BUFFER <> COUNTER FAILED
0402 7020

TST27 "LOAD CNT" FAILS TO "OR"

0402 7020
TST28 "LOAD CNT" LOADED IN ERROR
0402 7020
TST29 "LOAD CNT" LOADED IN ERROR
0402 7020
TST30 MODE REG CAUSES "LOAD CNT."
0402 7020
TST31 MODE REG CAUSES "LOAD CNT" OR "CLR BUF"
0402 7020
TST32 MODE 2: 1>0 CLOCKED CNTR
0402 7020
TST33 MODE 2: 0>1 CLOCKED CNTR
0000 7020
TST34 O'FLO FAILED TO SET O'FLO FLOP
TST35 CLSA FAILED TO CLEAR O'FLO FLOP

TST36 CLSK SKIPPED IN ERROR

TST37 ILLEGAL CLOCK INTERRUPT!

TST38 CLSK FAILED TO SKIP

TST39 CLOCK INTERRUPT FAILED

TST40 O'FLO ENABLE WON'T ZERO

TST41 O'FLO FLAG WON'T CLEAR

TST42 CLOCK INTR WON'T CLEAR

TST43 BIT 11 FAILED.

0402 7020

TST44 BIT 10 FAILED.

0402 7020

TST45 BIT 09 FAILED.

0402 7020

TST46 BIT 08 FAILED.

0402 7020

TST47 BIT 07 FAILED.

0402 7020

TST48 BIT 06 FAILED.

0402 7020

TST49 BIT 05 FAILED.

0402 7020

TST50 BIT 04 FAILED.

0402 7020

TST51 BIT 03 FAILED.

0402 7020

TST52 BIT 02 FAILED.

0402 7020

TST53 BIT 01 FAILED.

0402 7020

TST54 BIT 00 FAILED.

0402 7020

TST55 RATE 400KC FAILS

TST56 RATE 100KC FAILS

TST57 RATE 10KC. FAILS

TST58 RATE 1KC FAILS

TST58 RATE 100CPS FAILS

TST60

CHAN 1 INPUT LOCKED OUT

TST61 CHAN 3 WON'T TOGGLE

0402 7020

TST62 CHAN 2 WON'T TOGGLE

0402 7020

TST63 CHAN 1 WON'T TOGGLE

0402 7020

TST64 CHAN 1 WON'T INTR

TST65 CHAN 1 INTR IN ERROR

TST66 CHAN 2 WON'T INTR.

0402 7020

TST67 CHAN 2 INTR IN ERROR

TST68 CHAN 3 WON'T INTR.

0402 7020

TST69 CHAN 3 INTR IN ERROR

TST70 CHAN 3 INPUT LINE FREQ FAILED

7020

TST71 CHAN 2 INPUT LINE FREQ FAILED

7020

TST72 CHAN 1 INPUT LINE FREQ FAILED

7020

TST73 FAST SAM FAILS

0402 7020

TST74 O'FLO WON'T FAST SAO

0402 7020

TST75 FAST SAM WON'T SET

0402 7020

TST76 MODES 2-1 INHIBIT FAST SAM

0402 7020

TST77 RATE 10KC FAILS

0402

TST78 I/O PRESET WON'T STOP CLOCK
(RATE BITS 1 & 2)

TST79 1KC FAILS

0402

TST80 I/O PRESET WON'T STOP CLOCK
(RATE BIT 0)

TST81 I/O PRESET WON'T CLEAR O'FLO

TST82 I/O PRESET WON'T CLEAR INTERRUPT ENABLE

TST83 I/O PRESET WON'T CLEAR INPUTS

TST84 I/O PRESET WON'T CLEAR MODE 2

TST85 I/O PRESET WON'T CLEAR MODE 0

TST86 FAST SAM NOT CLEARED

TST87 CHAN 1 WON'T TRANS CNT TO BUF
0200

TST88 CHAN 2 WON'T TRANS CNT TO BUF
0200

TST89 CAAN 3 WON'T TRANS CNT TO BUF
0200

TST90 CHAN 1 WON'T TRANS CNT TO BUF
0300

TST91 CHAN 2 WON'T TRANS CNT TO BUF
0300

TST92 CHAN 3 WON'T TRANS CNT TO BUF
0300

TST93 CHA3 INPUT FAILED TO CLR CNT

7020

TST94 ECO EM-20034 IS EITHER NOT WORKING OR NOT
INSTALLED

KW12 PASS-0000

APPENDIX A

PDP-8 MODE PERFORATED-TAPE LOADER

READIN MODE LOADER

The readin mode (RIM) loader is a minimum length, basic, perforated-tape program for the 33 ASR. It is initially stored in memory by manual use of the operator console keys and switches. The loader is permanently stored in 18 locations of page 37.

The RIM loader can only be used in conjunction with the 33ASR reader (not the high-speed perforated-tape reader). Because a tape in RIM format is, in effect, twice as long as it need be, it is suggested that the RIM loader be used only to read the binary loader when using the 33 ASR. (NOTE: Some PDP-12 diagnostic program tapes are in RIM format).

The complete PDP-12 RIM loader (SA=7756) is as follows:

Absolute Address	Octal Content	Tag	Instruction I Z	Comments
7756	6032	BEG,	KCC	/CLEAR AC AND FLAG
7757	6031		KSF	/SKIP IF FLAG=1
7760	5357		JMP-1	/LOOKING FOR CHARACTER
7761,	6036		KRB	/READ BUFFER
7762,	7106		CLL RTL	
7763,	7006		RTL	/CHANNEL 8 IN ACO
7764,	7510		SPA	/CHECKING FOR LEADER
7765,	5357		JMP BEG+1	/FOUND LEADER
7766,	7006		RTL	/OK, CHANNEL 7 IN LINK
7767,	6031		KSF	
7770,	5367		JMP-1	
7771,	6034		KRS	/READ, DO NOT CLEAR
7772,	7420		SNL	/CHECKING FOR ADDRESS
7773,	3776		DCA 1 TEMP	/STORE CONTENT
7774,	3376		DCA TEMP	/STORE ADDRESS
7775,	5356		JMP BEG	/NEXT WORD
7776,	0	TEMP,	0	/TEMP STORAGE
7777	5XXX		JMP X	/JMP START OF BIN LOADER

Placing the RIM loader in core memory by way of the operator console keys and switches is accomplished as follows:

- a. Set the starting address 7756 in the LEFT switches.
- b. Set the first instruction (6032) in the RIGHT switches.
- c. Press the FILL switch, then press FILL STEP.
- d. Set the next instruction (6031) in the RIGHT switches.
- e. Press the FILL STEP switch.
- f. Repeat steps d and e until all 16 instructions have been deposited.

To load a tape in RIM format, place the tape in the reader, set the LEFT switches to the starting address 7756 of the RIM loader (not of the program being read), press the START LS key, and start the Teletype reader.

BINARY FORMAT PERFORATED TAPE LOADER

Once the RIM loader is in core, place the binary loader program tape on the teletype reader and turn the reader on. Set the LEFT switches to 7756, depress I/O preset with the mode switch in 8 mode, then depress START LS. The binary tape will read into core. The reader must be turned off manually as the tape reaches the end, since RIM does not stop.

/POP-12 KH12A CLOCK TEST, MAINDEC 12-DEC-61
/COPYRIGHT 1970, DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
/THIS TEST IS DESIGNED TO VERIFY PROPER OPERATION
/OF THE KH12A REAL TIME CLOCK AND TO DIAGNOSE
/MALFUNCTIONS IN REGISTERS, REGISTER TRANSFERS, IO
/BUS INTERFACE, AND EXTERNAL INPUT CHANNELS.
/AUTHORS: JAMES KELLY, STEVE TEICHER, HAROLD LONG

/MAJOR START
/I/O PRESET 0 MODE
/SET LEFT SWITCHES TO 0000
/SET RIGHT SWITCHES TO DESIRED OPTIONS
/DEPRESS START 20

/SWITCH SETTINGS (NORMALLY 000)
/RSM 001, INHIBIT ERROR HALT
/RSM 001, INHIBIT ERROR PRINTOUT
/RSM 001, SCOPE LOOP ON FAILING TEST
/RSM 001, SCOPE LOOP ON NON-FAILING TEST
/RSM 001, INHIBIT PAST SAMPLE TESTING.
/RSM 001, INHIBIT BELL RINGING
/RSM 001, INHIBIT TEST COMPLETION ALARM

/SKIP ON CLOCK INTERRUPT
/AC TO CLOCK CONTROL REGISTER
/AC TO BUFFER PRESET REGISTER
/AC TO CLOCK ENABLE REGISTER
/CLOCK STATUS TO AC, CLEAR STATUS FLIP-FLOPS
/BUFFER PRESET REGISTER TO AC
/COUNTER TO AC
/MESSAGE TERMINATOR
/MESSAGE SWITCH
/RESTART SWITCH

/SOME I/O DEFINITIONS

6131 CSK=6131
6132 CLR=6132
6133 LAB=6133
6134 CEN=6134
6135 CSB=6135
6136 CBA=6136
6137 CCA=6137
0000 EXIT=0000
7777 EXITA=7777
4444 EXITB=4444

/SOME LINC PROGRAMMING DEFINITIONS

6141 LINC=6141
0002 POP=0002
0011 CLR=0011
0004 ESF=0004
0100 SAM=0100
0101 SAM1=0101
1020 LDA1=1020

001
 *10 JUMP I RETURN
 *10 INTERRUPT RETURN HANDLER
 *10 PINT: @
 *20 JUMP 177 /MAJOR START @ MODE

/PAGE @ REGISTERS AND CROSS-PAGE TAGS

0021	5200	BELLS	BELLS
0022	1572	DN43	BK43
0023	1775	DN47	BK47
0024	2373	DN55	BK55
0025	0000	CNTR	0000
0026	5020	ERROR	ERRORS
0027	0000	LSTRR	0000
0030	5000	NERROR	NERROR
0031	5051	OUTPAS	ASCII
0032	0000	PASS	0000
0033	1440	PNTA	LOCA
0034	1472	PNTB	LOCB
0035	1542	PNTC	LOCC
0036	2731	PNTD	LOCD
0037	2753	PNTE	LOCE
0040	2774	PNTF	LOCF
0041	3016	PNTG	LOGG
0042	3040	PNTH	LOGH
0043	3062	PNTI	LOCI
0044	4332	PNTJ	LODJ
0045	5210	RANDOM	RANDY
0046	0000	RECA	0000
0047	0000	RECB	0000
0050	0000	RECC	0000
0051	0000	RECD	0000
0052	0000	RETURN	0000
0053	0000	RXED	0000
0054	0000	SEND	0000
0055	5252	SET	SETN
0056	0000	SPACE	0000
0057	1343	TST35N	TST35=2
0060	2764	TST66N	TST66
0061	3324	TST75N	TST75
0062	3406	TST77N	TST77
0063	3453	TST79N	TST79
0064	4120	TST90N	TST90
0243	5243	TYPE	TYPE
0243	5243	OUTPUT	OUTPUT
0243	5243	TYPE	TYPE
0267	2403	UP55	UP55
0267	2403	UP61	UP61

/PAGE 8 CONSTANTS

0071	7770	KPRE,	7770
0072	0100	KENA,	0100
0073	4100	KATE,	4100
0074	0000	K0000,	0000
0075	0001	K0001,	0001
0076	0002	K0002,	0002
0077	0003	K0003,	0003
0100	0004	K0004,	0004
0101	0007	K0007,	0007
0102	0010	K0010,	0010
0103	0012	K0012,	0012
0104	0014	K0014,	0014
0105	0015	K0015,	0015
0106	0017	K0017,	0017
0107	0020	K0020,	0020
0110	0037	K0037,	0037
0111	0040	K0040,	0040
0112	0060	K0060,	0060
0113	0077	K0077,	0077
0114	0100	K0100,	0100
0115	0177	K0177,	0177
0116	0200	K0200,	0200
0117	0240	K0240,	0240
0120	0300	K0300,	0300
0121	0377	K0377,	0377
0122	0400	K0400,	0400
0123	0500	K0500,	0500
0124	0600	K0600,	0600
0125	0700	K0700,	0700
0126	0777	K0777,	0777
0127	1000	K1000,	1000
0128	1026	K1026,	1026
0131	1777	K1777,	1777
0132	2000	K2000,	2000
0133	3000	K3000,	3000
0134	3777	K3777,	3777
0135	4000	K4000,	4000
0136	4100	K4100,	4100
0137	5100	K5100,	5100
0140	5252	K5252,	5252
0141	5555	K5555,	5555
0142	6000	K6000,	6000
0143	7774	K7774,	7774

/PAGE 0 NEGATIVE CONSTANTS

0144	7777	M001.	-1
0145	7776	M002.	-2
0146	7774	M004.	-4
0147	7770	M010.	-10
0150	7760	M020.	-20
0151	7740	M040.	-40
0152	7736	M042.	-42
0153	7700	M0100.	-100
0154	7600	M0200.	-200
0155	7400	M0400.	-400
0156	7000	M1000.	-1000
0157	6400	M1400.	-1400
0160	6000	M2000.	-2000
0161	4000	M4000.	-4000
0162	3334	M4444.	-4444
0163	2400	M5400.	-5400

0176 0176 SKP JMS I SET *200
/RESTART ADDRESS; DON'T CLEAR COUNTERS
/RESET BUFFERS; COUNTERS

/MAJOR START 8 MODE, AC@
/TEST BUFFER AND PRESET REGISTER DATA INTERCHANGE
/CLAB#6133 AC TO CLOCK PRESET REGISTER
/CLBA#6136 CLOCK PRESET REGISTER TO AC
/DOES AC CHANGE AFTER A TRANSFER TO BUFFER REG?

4221 0201 JMS I BELL
7300 0202 CLA CL
1046 0203 TAD REGA
6133 0204 CLA B
3053 0205 DCA RLED
1053 0206 TAD RLED
7041 0207 CIA
1046 0208 TAD REGA
7650 0209 SNA CLA
4430 0210 JMS I ERROR
4426 0211 JMS I ERROR
5261 0212 TS10M
7402 0213 HLT
7610 0214 SKP CLA
0215 0216 TS10
0217 0218
/RING BELL
/CLEAR AC
/GET A NUMBER-BINARY UP-COUNT SEQUENCE 0 THRU 7777
/LOAD BUFFER
/STORE WHAT WAS LEFT IN AC
/PETCH IT
/INVERT CONTENTS OF AC
/SUBTRACT SEND
/EQUAL?
/CHECK MONITOR
/CLAB CHANGED AC.
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISS LOOP; SCOPE LOOP

/DOES BUFFER DATA JAM INTO THE AC?

7300 0217 CLA CL
3054 0220 DCA SEND
6133 0221 CLA B
7240 0222 CLA CMA
6136 0223 CLA B
3053 0224 DCA RLED
1053 0225 TAD RLED
7650 0226 SNA CLA
4430 0227 JMS I ERROR
4426 0228 JMS I ERROR
5301 0229 TS11M
7402 0230 HLT
7610 0231 SKP CLA
0234 0217 TS11
/CLEAR AC
/SEND REG
/SET BUFFER AND PRESET REGISTER TO 0000
/SET AC TO 7777
/JAM BUFFER PRESET (0000) OVER AC (7777
/SAVE AC
/RESTORE AC
/DID AC BECOME (0000)?
/CHECK MONITOR
/CLBA FAILED TO JAM THE AC
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISS LOOP; SCOPE LOOP

/DOES THE AC JAM INTO THE BUFFERS?

0235	7248	CLA CHA	TS112,	/SET AC=7777
0236	6133	CLAB		/SET BUFF=7777
0237	7300	CLA CLL		/CLEAR AC
0240	6133	CLAB		/LOAD BUFFER TO ALL ZEROS
0241	3054	DCA		/SAVE AC
0242	6136	CLBA		/READ BUFFER AND PRESET REGISTER
0243	3053	DCA		/SAVE TEST VALUE
0244	1053	TAD		/RESTORE IT
0245	7050	SNA CLA		/DID BUFFER AND PRESET REGISTER GET CLEARED
0246	4430	JMS I		/CHECK MONITOR
0247	4426	JMS I		/AC JAM INFO BUFFER FAILED
0250	5017	TS12M		/MESSAGE POINTER
0251	7402	HLT		/ERROR HALT
0252	7610	SKP CLA		/TO NEXT TEST
0253	0235	TS12		/ISE LOOPI SCOPE LOOP
0254	7300	CLA CLL	TS113,	/CLEAR AC
0255	1046	TAD		/GET TEST NUMBER
0256	6133	CLAB		/SEND IT
0257	7200	CLA		/CLEAR AC
0260	6136	CLBA		/RETRIEVE IT
0261	3053	DCA		/SAVE IT
0262	1053	TAD		/RESTORE IT
0263	7041	CIA		/COMPLEMENT
0264	1046	TAD		/ADD TEST NUMBER
0265	7050	SNA CLA		/WERE THEY EQUAL?
0266	4430	JMS I		/CHECK MONITOR
0267	4426	JMS I		/AC = BUFFER TO AC DATA TRANSFER FAILED
0270	5035	TS12M		/MESSAGE POINTER
0271	7402	HLT		/ERROR HALT
0272	7610	SKP CLA		/TO NEXT TEST
0273	0254	TS13		/ISE LOOPI SCOPE LOOP

/DO ALL NUMBERS TRANSFER BETWEEN AC AND BUFFER PROPERLY?

/00 RANDOM NUMBERS TRANSFER BETWEEN AG AND BUFFER PROPERLY?

0274	4445	JMS I	RANDOM	DCA	SEND	0275	3054
0275	3054	JMS I	RANDOM	DCA	SEND	0276	1054
0276	1054	TAD		TAD	SEND	0277	6133
0277	6133	CLAB		CLAB		0300	4445
0300	4445	JMS I	RANDOM	JMS I		0301	6136
0301	6136	CLBA		CLBA		0302	3053
0302	3053	DCA		DCA	RXED	0303	1053
0303	1053	TAD		TAD	RXED	0304	7041
0304	7041	CIA		CIA		0305	1054
0305	1054	TAD		TAD	SEND	0306	7050
0306	7050	SNA CLA		SNA CLA		0307	4430
0307	4430	JMS I	ERROR	JMS I	ERROR	0310	4426
0310	4426	JMS I	ERROR	JMS I	ERROR	0311	5353
0311	5353	TS14M		TS14M		0312	7402
0312	7402	HLT		HLT		0313	7610
0313	7610	SKP CLA		SKP CLA		0314	0274
0314	0274	TS14		TS14			

/LOAD BUFFER AND PRESET REGISTER WITH A RANDOM NUMBER
 /SAVE IT
 /RESTORE IT
 /SEND IT
 /LOAD THE AC WITH A RANDOM NUMBER
 /READ BACK RANDOM NUMBER FROM BUFFER PRESET REGISTER
 /SAVE TEST RETURN
 /RESTORE IT
 /COMPLEMENT
 /SUBTRACT TEST NUMBER
 /EQUAL?
 /CHECK MONITOR
 /AC = BUFFER = AC DATA INTERCHANGE FAILED
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP/ SCOPE LOOP

/DOES READING THE BUFFER CHANGE ITS CONTENTS?

0315	4445	JMS I	RANDOM	DCA	SEND	0316	3054
0316	3054	JMS I	RANDOM	DCA	SEND	0317	1054
0317	1054	TAD		TAD	SEND	0320	6133
0320	6133	CLAB		CLAB		0321	4445
0321	4445	JMS I	RANDOM	JMS I		0322	6136
0322	6136	CLBA		CLBA		0323	4445
0323	4445	JMS I	RANDOM	JMS I		0324	6136
0324	6136	CLBA		CLBA		0325	3053
0325	3053	DCA		DCA	RXED	0326	1053
0326	1053	TAD		TAD	RXED	0327	7041
0327	7041	CIA		CIA		0330	1054
0330	1054	TAD		TAD	SEND	0331	7050
0331	7050	SNA CLA		SNA CLA		0332	4430
0332	4430	JMS I	ERROR	JMS I	ERROR	0333	4426
0333	4426	JMS I	ERROR	JMS I	ERROR	0334	5371
0334	5371	TS15M		TS15M		0335	7402
0335	7402	HLT		HLT		0336	7610
0336	7610	SKP CLA		SKP CLA		0337	0315
0337	0315	TS15		TS15			

/GET RANDOM NUMBER
 /SAVE IT
 /RESTORE IT
 /SEND IT
 /LOAD AC WITH A RANDOM NUMBER
 /BRING BACK TEST NUMBER
 /LOAD AC WITH A RANDOM NUMBER
 /READ BUFFER AGAIN
 /SAVE TEST VALUE
 /RESTORE IT
 /COMPLEMENT
 /SUBTRACT TEST NUMBER
 /EQUAL
 /CHECK MONITOR
 /CLBA CHANGED THE CONTENTS OF THE BUFFER
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP/ SCOPE LOOP

/CAN THE GATES FUNCTION AT HIGH SPEED?

```

0240 7300 TS16, CLA CLL REGA
0241 1046 TAD REGA
0242 6133 CLA
0243 6136 CLA
0244 6133 CLA
0245 6136 CLA
0246 6133 CLA
0247 6136 CLA
0248 6133 CLA
0249 6136 CLA
0250 6133 CLA
0251 6136 CLA
0252 6133 CLA
0253 6136 CLA
0254 6133 CLA
0255 6136 CLA
0256 6133 CLA
0257 6136 CLA
0260 6133 CLA
0261 6136 CLA
0262 6133 CLA
0263 6136 CLA
0264 6133 CLA
0265 6136 CLA
0266 6133 CLA
0267 6136 CLA
0270 3093 DCA
0271 1093 TAD
0272 7041 CIA
0273 1046 TAD REGA
0274 7690 SNA CLA
0275 4430 JMS I
0276 4426 JMS I ERROR
0277 5413 TS16M
0278 7402 HLT
0279 7610 SKP CLA
0282 0340 TS16

```

```

0240 7300 /CLEAR AC
0241 1046 /OBT TEST NUMBER
0242 6133 /SEND IT
0243 6136 /GET IT
0244 6133 CLA
0245 6136 CLA
0246 6133 CLA
0247 6136 CLA
0248 6133 CLA
0249 6136 CLA
0250 6133 CLA
0251 6136 CLA
0252 6133 CLA
0253 6136 CLA
0254 6133 CLA
0255 6136 CLA
0256 6133 CLA
0257 6136 CLA
0260 6133 CLA
0261 6136 CLA
0262 6133 CLA
0263 6136 CLA
0264 6133 CLA
0265 6136 CLA
0266 6133 CLA
0267 6136 CLA
0270 3093 /SAVE IT
0271 1093 /FETCH IT
0272 7041 /2'S COMPLEMENT
0273 1046 /COMPARE
0274 7690 /EQUAL?
0275 4430 /CHECK MONITOR
0276 4426 /BUF FAILED TO TOGGLE AT HIGH SPEED
0277 5413 /MESSAGE POINTER
0278 7402 /ERROR HALT
0279 7610 /TO NEXT TEST
0282 0340 /ISZ LOOP1 SCOPE LOOP

```

/CAN THE BUFFER SURVIVE CHECKERBOARD?

0405	7300	TAD	CLA CLL	TS117,
0404	1140	TAD		
0405	3054	DCA		
0406	1054	TAD		
0407	6133	CLAB		
0410	6136	CLBA		
0411	7040	CHA		
0412	6133	CLAB		
0413	6136	CLBA		
0414	7040	CHA		
0415	6133	CLAB		
0416	6136	CLBA		
0417	7040	CHA		
0420	6133	CLAB		
0421	6136	CLBA		
0422	7040	CHA		
0423	6133	CLAB		
0424	6136	CLBA		
0425	7040	CHA		
0426	6133	CLAB		
0427	6136	CLBA		
0430	7040	CHA		
0431	6133	CLAB		
0432	6136	CLBA		
0433	7040	CHA		
0434	6133	CLAB		
0435	6136	CLBA		
0436	7040	CHA		
0437	6133	CLAB		
0440	6136	CLBA		
0441	7040	CHA		
0442	6133	CLAB		
0443	6136	CLBA		
0444	7040	CHA		
0445	6133	CLAB		
0446	6136	CLBA		
0447	7040	CHA		
0450	6133	CLAB		
0451	6136	CLBA		
0452	7040	CHA		
0453	3053	DCA		
0454	1053	TAD		
0455	7041	CIA		
0456	1054	TAD		
0457	7050	SVA CLA		
0458	4430	JMS I		
0462	5434	TS117M		
0463	7402	HLT		
0464	7610	SKP CLA		
0465	0403	TS117		

/CLEAR AC
 /GET TEST PATTERN
 /SAVE TEST PATTERN
 /RESTORE IT
 /SEND IT
 /GET IT

/SEND IT
 /GET IT
 /SAVE FINAL PATTERN
 /RESTORE IT
 /COMPLEMENT
 /SUBTRACT TEST PATTERN
 /EQUAL?
 /CHECK MONITOR
 /BUFFER FAILED CHECKBOARD TEST
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISS LOOP1 SCOPE LOOP

RXED DCA
 RXED TAD
 SEND TAD
 SEND SVA CLA
 ERROR JMS I
 ERROR JMS I
 ERROR TS117M

/CAN THE BUFFER SURVIVE RANDOM COMPLEMENT PATTERNS?

/GENERATE A RANDOM NUMBER

/SAVE IT
/RESTORE IT
/SEND IT
/GET IT

4465	JMS I	TS18:
4467	DCA	SEND
4470	TAD	SEND
4471	CLAB	
4472	CLBA	
4473	OMA	
4474	CLAB	
4475	CLBA	
4476	OMA	
4477	CLAB	
4478	CLBA	
4479	OMA	
4480	CLAB	
4481	CLBA	
4482	OMA	
4483	CLAB	
4484	CLBA	
4485	OMA	
4486	CLAB	
4487	CLBA	
4488	OMA	
4489	CLAB	
4490	CLBA	
4491	OMA	
4492	CLAB	
4493	CLBA	
4494	OMA	
4495	CLAB	
4496	CLBA	
4497	OMA	
4498	CLAB	
4499	CLBA	
4500	OMA	
4501	CLAB	
4502	CLBA	
4503	OMA	
4504	CLAB	
4505	CLBA	
4506	OMA	
4507	CLAB	
4508	CLBA	
4509	OMA	
4510	CLAB	
4511	CLBA	
4512	OMA	
4513	CLAB	
4514	CLBA	
4515	OMA	
4516	CLAB	
4517	CLBA	
4518	OMA	
4519	CLAB	
4520	CLBA	
4521	OMA	
4522	CLAB	
4523	CLBA	
4524	OMA	
4525	CLAB	
4526	CLBA	
4527	OMA	
4528	CLAB	
4529	CLBA	
4530	OMA	
4531	CLAB	
4532	CLBA	
4533	OMA	
4534	CLAB	
4535	CLBA	
4536	OMA	
4537	CLAB	
4538	CLBA	
4539	OMA	
4540	CLAB	
4541	CLBA	
4542	OMA	
4543	CLAB	
4544	CLBA	
4545	OMA	
4546	CLAB	
4547	CLBA	

JMS I

RANDOM

SEND

SEND

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

JMS I

RANDOM

SEND

SEND

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

/SEND IT
/GET IT
/SAVE FINAL PATTERN
/RESTORE IT
/COMPLEMENT
/SUBTRACT TEST PATTERN
/EQUAL?
/CHECK MONITOR
/BUFFER FAILED RANDOM COMPLEMENT PATTERN
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP

RXED
DCA
TAD
CIA
TAD
SEND
SNA CLA
JMS I
NERROR
JMS I
ERROR
TS18M
HLT
SKP CLA
TS18

JMS I

RANDOM

SEND

SEND

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

OMA

CLAB

CLBA

```

/DOES CLEN AFFECT THE AC?
/CLEN=6134 AC TO CLOCK ENABLE REGISTER
/
0552 7300 CLL CLA TS119,
TAD REGA
/RESTORE TEST NUMBER
/DOES CLEN AFFECT AC
0551 1046 TAD REGA
0550 6134 CLEN
0553 3053 DGA RXED
0554 1053 TAD RXED
0555 7041 CIA
0556 1046 TAD REGA
0557 7650 SNA CLA
0558 4430 JMS I ERROR
0560 4430 JMS I ERROR
0561 4426 /MESSAGE POINTER
0562 5476 /ERROR HALT
0563 7402 SKP CLA TS119
0564 7610 /TO NEXT TEST
0565 /ISE LOOP! SCOPE LOOP
/
/DOES BUFFER CHANGE AFTER A TRANSFER TO THE COUNTER?
/
0566 7300 CLL CLA TS120,
0567 6135 CLSA
0570 7300 CLA CLL
0571 1046 TAD REGA
0572 6133 CLA CLP
0573 7300 CLA CLP
0574 6132 CLLR
0575 1114 TAD K0100
0576 6132 CLLR
0577 7200 CLA
0580 1116 TAD K0200
0581 6134 CLEN
0582 6136 CLEA
0583 3053 DGA RXED
0584 1053 TAD RXED
0585 7041 CIA
0586 1046 TAD REGA
0587 7650 SNA CLA
0590 4430 JMS I ERROR
0591 4426 JMS I ERROR
0592 5516 /MESSAGE POINTER
0593 7402 /ERROR HALT
0594 7610 SKP CLA TS120,2
0595 8570 /TO NEXT TEST
0596 /ISE LOOP! SCOPE LOOP
/
/CLEAR AC
/RESTORE TEST NUMBER
/DOES CLEN AFFECT AC
/SAVE AC
/RESTORE IT
/COMPLEMENT
/SUBTRACT TEST NUMBER
/EQUAL?
/CHECK MONITOR
/AC TO CLOCK ENABLE REG CHANGED AC
/MESSAGE POINTER
/ERROR HALT
SKP CLA TS119
/TO NEXT TEST
/ISE LOOP! SCOPE LOOP
/
/CLEAR AC
/CLEAR STATUS
/CLEAR AG
/RESTORE TEST NUMBER
/LOAD BUFFER PRESET REGISTER WITH A BINARY UP COUNT NUMBER
/CLEAR AC
/STOP CLOCK, SET ALL MODES
/MODE CONTROL REG BIT 2=1
/SET MODE 2, ENABLING CLR LOAD CNT
/CLEAR AC
/AG BIT 4=1, SIMULATE CLR OPLOM ON 6134
/TRANSFER PRESET COUNT TO CLOCK COUNTER
/READ THE BUFFER
/SAVE IT
/RESTORE IT
/COMPLEMENT
/SUBTRACT TEST NUMBER
/EQUAL?
/CHECK MONITOR
/TRANSFER FROM BUFFER TO COUNTER CHANGES BUFFER
/ERROR HALT
SKP CLA TS120+2
/TO NEXT TEST
/ISE LOOP! SCOPE LOOP

```

/DOES COUNTER DATA JAM THE BUFFER AND AC? /CPCA6137 CLOCK COUNTER TO PRESET REGISTER, THEN PRESET REG TO AC

```

6135 CLSA TS121, /CLEAR STATUS
6117 CLA CL
6220 CLAB /LOAD BUFFER TO 0000
6221 CLR /STOP CLOCK, SET ALL MODES#0
6222 TAD /SET AC 0#1
6223 CLR /SET MODE 2#1, THEREBY CLEARING CLOCK COUNTER
6224 CLN /ENABLE INTERRUPT ON OVERFLOW
6225 CLA GMA /SET AQ 7777
6226 DCA SEND /SAVE IT
6227 TAD SEND /FETCH IT
6230 CLAB /SET BUFFER 7777
6231 CLCA /READ COUNTER
6232 DCA RXED /SAVE COUNT
6233 TAD RXED /RESTORE IT
6234 SNA CLA /ZER0?
6235 JMS I ERROR /CHECK MONITOR
6236 JMS I ERROR /COUNTER FAILED TO JAM 0000 INTO 7777
6237 TSI21M /MESSAGE POINTER
6240 HLT /ERROR HALT
6241 SKP CLA /TO NEXT TEST
6242 TSI21 /ISS LOOP1 SCOPE LOOP

6135 CLSA TS122, /CLEAR STATUS
6444 CLA GMA CL RAR /SET AC#3777
6445 DCA SEND /SAVE AC
6446 TAD SEND /FETCH IT
6447 CLAB /SET BUFFER TO 3777 (USE 3777 SO WE DONT SET OVERFLOW FLOP)
6450 CLA CL /CLEAR AC
6451 TAD K0200 /ENABLE LOAD COUNT GATES
6452 CLN /LOAD COUNTER TO 3777 (GENERATE LOAD CNT)
6453 CLA CL /CLEAR AC
6454 CLR /ZERO MODE 2
6455 TAD K0100 /SET AC 0#1
6456 CLR /SET MODE 2, THEREBY GENERATING "CLC CLR CNT"
6457 CLCA /CLEAR AC
6460 DCA RXED /READ THE COUNTER
6461 DCA RXED /SAVE IT
6462 TAD RXED /RESTORE IT
6463 SNA CLA /ZER0?
6464 JMS I ERROR /CHECK MONITOR
6465 JMS I ERROR /CLR CNT FAILED TO CLEAR THE COUNTER FROM 3777 TO 0000
6466 TSI22M /MESSAGE POINTER
6467 HLT /ERROR HALT
6470 SKP CLA /TO NEXT TEST
6471 TSI22 /ISS LOOP1 SCOPE LOOP

```

/DOES SIGNAL CLR CNT WORK

```

6135 CLSA TS122, /CLEAR STATUS
6444 CLA GMA CL RAR /SET AC#3777
6445 DCA SEND /SAVE AC
6446 TAD SEND /FETCH IT
6447 CLAB /SET BUFFER TO 3777 (USE 3777 SO WE DONT SET OVERFLOW FLOP)
6450 CLA CL /CLEAR AC
6451 TAD K0200 /ENABLE LOAD COUNT GATES
6452 CLN /LOAD COUNTER TO 3777 (GENERATE LOAD CNT)
6453 CLA CL /CLEAR AC
6454 CLR /ZERO MODE 2
6455 TAD K0100 /SET AC 0#1
6456 CLR /SET MODE 2, THEREBY GENERATING "CLC CLR CNT"
6457 CLCA /CLEAR AC
6460 DCA RXED /READ THE COUNTER
6461 DCA RXED /SAVE IT
6462 TAD RXED /RESTORE IT
6463 SNA CLA /ZER0?
6464 JMS I ERROR /CHECK MONITOR
6465 JMS I ERROR /CLR CNT FAILED TO CLEAR THE COUNTER FROM 3777 TO 0000
6466 TSI22M /MESSAGE POINTER
6467 HLT /ERROR HALT
6470 SKP CLA /TO NEXT TEST
6471 TSI22 /ISS LOOP1 SCOPE LOOP

```

/DO ALL NUMBERS TRANSFER BETWEEN THE BUFFER AND COUNTER?

```
6135 CLSA TS123, TS123, /CLEAR STATUS
0674 CLA CLL TAD REGA /CLEAR AC
0675 1046 TAD REGA /LOAD AC WITH TEST NUMBER
0676 7300 CLA CLL /CLEAR AC
0677 6132 CLA CLL /STOP CLOCK; SET ALL MODES=0
0700 1114 TAD K0120 /SET AC 0001
0701 6132 CLA CLL /GENERATE "CLR CNT"
0702 7200 CLA /CLEAR AC
0703 1116 TAD K0200 /SET AC 0001
0704 6134 CLA CLL /GENERATE "LOAD CNT"
0705 6137 CLA CLL /COUNTER TO AC
0706 3053 DCA RLED /SAVE IT
0707 1053 TAD RLED /RESTORE IT
0710 7041 CIA /COMPLEMENT
0711 1046 TAD REGA /SUBTRACT TEST NUMBER
0712 7650 SNA CLA /EQUAL?
0713 4430 JMS I /CHECK WITH MONITOR
0714 4426 JMS I /BUFFER TO COUNTER DATA INTERCHANGE FAILED
0715 5576 TS123M /MESSAGE POINTER
0716 7402 HLT /ERROR HALT
0717 7610 SKP CLA /TO NEXT TEST
0720 0672 TS123 /ISS LOOP; SCOPE LOOP
```

/ DO RANDOM NUMBERS TRANSFER BETWEEN BUFFER AND COUNTER?

0721	4445	JMS I	TS124	/GET RANDOM NUMBER
0722	6133	CLAB		/LOAD BUFFER RANDOM
0723	3054	DCA		/SAVE TEST NUMBER
0724	6135	CLSA		/CLEAR CLOCK STATUS
0725	7200	CLA		/CLEAR AC
0726	6132	CLLR		/STOP CLOCK, SET ALL MODES=0
0727	1114	TAD	K0100	/SET AC 0901
0730	6132	CLLR		/GENERATE "CLR CNT"
0731	7200	CLA		/CLEAR AC
0732	1116	TAD	K0200	/SET AC 0401
0733	6134	CLCN		/GENERATE "LOAD CNT"
0734	4445	JMS I	RANDOM	/GET RANDOM NUMBER
0735	6133	CLAB		/LOAD BUFFER RANDOM
0736	4445	JMS I	RANDOM	/LOAD AC RANDOM
0737	6137	CLCA		/READ COUNTER
0740	3053	DCA		/SAVE TEST VALUE
0741	1053	TAD	RXED	/RESTORE I1
0742	7041	CIA		/COMPLEMENT
0743	1054	TAD	SEND	/SUBTRACT TEST NUMBER
0744	7650	SNA CLA		/EQUAL?
0745	4430	JMS I	NEROR	/CHECK MONITOR
0746	4426	JMS I	ERROR	/BUFFER TO COUNTER RANDOM DATA INTERCHANGE FAILED
0747	5614	TS124M		/MESSAGE POINTER
0750	7402	HLT		/ERROR HALT
0751	7610	SKP CLA		/TO NEXT TEST
0752	0721	TS124		/ISS LOOP1 SCOPE LOOP

/ DOES READING THE COUNTER CHANGE ITS STATE? /

```

/GET RANDOM TEST NUMBER          4445 0755 JMS I  RANDOM
/SEND IT TO BUFFER              4445 0754 CLA B
/SAVE IT                          3854 0755 DCA
/STOP CLOCK, SET ALL MODES=0    6132 0756 CLR
/SET AC 051                      1114 0757 TAD
/GENERATE "CLR CNT"              6132 0760 CLR
/CLR AC                            6135 0761 CLS
/CLR AC                            7200 0762 CLA
/CLR AC                             1116 0763 TAD
/SET AC 041                       6134 0764 CEN
/GENERATE "LOAD CNT"             4445 0765 JMS I  RANDOM
/GET RANDOM NUMBER               6133 0766 CLAB
/SEND IT TO BUFFER              4445 0767 JMS I  RANDOM
/GET RANDOM NUMBER               6137 0770 CLCA
/READ CLOCK COUNTER              4445 0771 JMS I  RANDOM
/SEND IT TO BUFFER               6133 0772 CLAB
/GET RANDOM NUMBER               4445 0773 JMS I  RANDOM
/READ CLOCK COUNTER              6137 0774 CLCA
/SAVE IT                          3853 0775 DCA
/RESTORE IT                       1053 0776 TAD
/COMPLEMENT                       7041 0777 CIA
/SEND                              1094 1000 TAD
/SUBTRACT TEST NUMBER            7050 1001 SNA CLA
/ERROR                               4430 1002 JMS I  ERROR
/ERROR HALT                       7402 1003 HLT
/MESSAGE POINTER                  5632 1004 TS125
/CHECK MONITOR (CLCA) READ THE COUNTER CHANGES THE COUNTERS STATE
/EQUAL?                            4426 1005 JMS I  ERROR
/CLCA) READ THE COUNTER CHANGES THE COUNTERS STATE
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST                      7610 1006 SKP CLA
/ISZ LOOP/ SCOPE LOOP             0753 1007 TS125
/SET AC=7777                      7340 1010 CLA CLL CMA
/PRESET COUNTER FOR NEXT TEST    3046 1011 DCA

```

/CAN THE BUF TO COUNTER AND COUNTER TO BUF FUNCTION AT HIGH SPEED?

4445	JMS I	RANDOM	/GET RANDOM NUMBER
1012	CLAB		/SEND IT TO BUFFER
1013	CLAB		
1014	DCA	SEND	/SAVE IT
1015	CLA		/CLEAR AC
7200	CLA		
1021	CLSA		/CLEAR CLOCK STATUS
1022	CLA		/CLEAR AC
1116	TAD	K0200	/SET AC 0401
1023	CLN		/GENERATE "LOAD CNT"
6137	CLCA		/READ COUNTER
2047	ISZ	REG8	/DOONE?
5215	JMP	T5126*3	/BACK TO START 4099 TIMES
3053	DCA	RXED	/SAVE FINAL NUMBER
1030	TAD	RXED	/RESTORE IT
1031	TAD		/COMPLEMENT
7041	CIA		/SUBTRACT TEST NUMBER
1033	TAD	SEND	/EQUAL?
7030	SNA CLA		/CHECK MONITOR
4430	JMS I	ERROR	/THE BUFFER COUNTER BUFFER DATA INTERCHANGE FAILED AT HIGH SPEED
4426	JMS I	ERROR	/MESSAGE POINTER
5033	T5126H		/ERROR HALT
7402	HLT		/TO NEXT TEST
7010	SXP CLA		/ISZ LOOP SCOPE LOOP
1012			

/ DOES (LOAD CNT) PERFORM LOGIC OR?

1043	7300	CLA CLL	TS127,	/CLEAR AC
1044	6132	CLLR		/STOP CLOCK
1045	1114	TAD	K0100	/SET AC 0501
1046	6132	CLLR		/GENERATE "CLR CNT"
1047	6135	CLSA		/CLEAR CLOCK STATUS
1050	4445	JMS I	RANDOM	/GET RANDOM TEST NUMBER
1051	6133	CLAB		/LOAD BUFFER WITH A RANDOM NUMBER
1052	3054	DCA	SEND	/SAVE IT
1053	1116	TAD	K0200	/SET AC 0401
1054	6134	CLEN		/LOAD COUNTER FROM THE BUFFER REGISTERI GENERATE "LOAD CNT"
1055	7300	CLA CLL		/CLEAR AC
1056	1054	TAD	SEND	/SET TEST NUMBER
1057	7040	GMA		/RANDOM ELEMENT
1060	6133	CLAB		/LOAD BUFFER WITH THE COMPLEMENT OF THE PREVIOUS NUMBER
1061	7300	CLA CLL		/CLEAR AC
1062	1116	TAD	K0200	/SET AC 0401
1063	6134	CLEN		/LOAD COUNTER (OR) IN COMPLEMENT OF THE FIRST NUMBER
1064	6137	CLGA		/READ COUNTER,
1065	3053	DCA	RXED	/SAVE IT
1066	1053	TAD	RXED	/RESTORE IT
1067	7040	GMA		/CONVERT TO ALL ZEROS FOR TESTING
1070	7050	SNA CLA		/ZERO?
1071	4430	JMS I	ERROR	/CHECK MONITOR
1072	4426	JMS I	ERROR	/THE (LOAD CNT) SIGNAL FAILED TO "OR" DATA INTO COUNTER
1073	5676	TS127M		/MESSAGE POINTER
1074	7402	HLT		/ERROR HALT
1075	7610	SMP CLA		/TO NEXT TEST
1076	1043			/IS2 LOOP1 SCOPE LOOP

/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 2 (0)

```

1077 7500 CLA CLL
1078 7500 CLA CLL
1079 7500 CLA CLL
1101 6132 CLR
1102 1114 TAD
1103 6132 CLR
1104 6132 CLR
1105 4445 JMS I
1106 6133 CLA8
1107 3254 DCA
1110 6132 CLR
1111 1114 TAD
1112 6132 CLR
1113 7200 CLA
1114 6132 CLR
1115 1116 TAD
1116 6134 CLN
1117 6137 CLCA
1120 3253 DCA
1121 1053 TAD
1122 7650 SNA CLA
1123 4430 JMS I
1124 4426 JMS I
1125 5722 TS128
1126 7402 HLT
1127 7510 SKP CLA
1130 1077 TS128
1077 7500 /CLEAR AC
1078 7500 /CLEAR BUFFER
1079 6132 /CLEAR ALL MODES
1101 6132 /SET AC 05#1
1102 1114 /GEN. "CLR CNT"
1103 6132 /CLEAR STATUS
1104 6135 /GET RANDOM NUMBER
1105 4445 /SEND IT TO BUFFER
1106 6133 /SAVE IT
1107 3254 /STOP CLOCK, SET ALL MODES#0
1110 6132 /SET AC 05#1
1111 1114 /GENERATE "CLR CNT"
1112 6132 /CLEAR AC
1113 7200 /SET ALL MODES#0
1114 6132 /SET AC 05#1
1115 1116 /TRY TO GENERATE "LOAD CNT"
1116 6134 /GET COUNTER
1117 6137 /RESTORE IT
1120 3253 /WAS IT ZERO?
1121 1053 /CHECK MONITOR
1122 7650 /LOAD CNT GATES FUNCTIONED WITH MODE 2#0 IN ERROR
1123 4430 /MESSAGE POINTER
1124 4426 /ERROR HALT
1125 5722 /TO NEXT TEST
1126 7402 /IS2 LOOP1 SCOPE LOOP

```

/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 1(1)

1131	4445	JMS I	RANDOM	/GET RANDOM NUMBER
1132	6133	CLAB		/SEND IT TO BUFFER
1133	3054	DCA	SEND	/SAVE IT
1134	1124	TAD	K0600	/SET AC 04,05a1
1135	6132	CLR		/GENERATE "CLR CNT", SET MODE 1 AND 2 #1
1136	6135	CLSA		/CLEAR CLOCK STATUS
1137	7200	CLA		/CLEAR AC
1140	1116	TAD	K0200	/SET AC 04a1
1141	6134	CLFN		/TRY TO GENERATE "LOAD CNT"
1142	6137	CLCA		/READ COUNTER
1143	3053	DCA	RXED	/SAVE TEST VALUE
1144	1053	TAD		/STORE IT
1145	7050	SNA CLA		/LOAD?
1146	4430	JMS I	NEROR	/CHECK MONITOR
1147	4426	JMS I	ERROR	/LOAD CNT GATES FUNCTIONED WITH MODE 1a1 IN ERROR
1150	5747	TS129M		/MESSAGE POINTER
1151	7402	HLT		/ERROR HALT
1152	7010	SKP CLA		/TO NEXT TEST
1153	1131	TS129		/ISE LOOP1 SCOPE LOOP
1154	7340	CLA CLL	GMA	/SET AC=7777
1155	3046	DCA	REGA	/PRESSET REGA FOR NEXT TEST

/GLITCH TEST OF LOAD CNT GATES

```

1156 4445 JMS I RANDOM TST00, JMS I RANDOM
1157 6133 CLAB
1160 3054 DCA
1161 1116 TAD K0200
1162 6132 CLR K0300
1163 7200 CLA
1164 1120 TAD K0300
1165 6132 CLR CLR
1166 7200 CLA
1167 2047 ISE REG8
1170 5361 JMP ,=7
1171 6137 CLCA
1172 3053 DCA
1173 1053 TAD
1174 7650 SNA CLA
1175 4430 JMS I NERR0R
1176 4426 JMS I NERR0R
1177 5774 T9130M
1200 7402 HLT
1201 7200 CLA
1202 18130
1203 7340 CLA CLG CMA
1204 3046 DCA
4445 /GET RANDOM NUMBER
1157 /SEND IT TO BUFFER
1160 /SAVE IT
1161 /SET AC 04=1
1162 /SET MODE 1=1
1163 /CLEAR AC
1164 /SET AC 04,05=1
1165 /SET MODE 2=1
1166 /CLEAR AC
1167 /DONE?
1170 /BACK 4096 TIMES
1171 /READ COUNTER
1172 /SAVE IT
1173 /RESTORE IT
1174 /ERROR?
1175 /CHECK MONITOR
1176 /THE MODE REGISTER CAUSES ILLEGAL LOAD COUNTER
1177 /MESSAGE POINTER
1200 /ERROR HALT
1201 /TO NEXT TEST
1202 /ISE LOOP/ SCOPE LOOP
1203 /SET AC=7777
1204 /PRESET REGA FOR NEXT TEST

```

/GENERAL GATE SHAKING TEST OF THE MODE-FLIP FLOPS

Address	Instruction	Register
1225	4445	JMS I RANDOM
1226	6133	CLAB
1227	3054	DCA
1218	1047	TAD
1211	7006	RTL
1212	7006	RTL
1213	7006	RTL
1214	0125	AND
1215	6132	CLR
1216	7040	CMA
1217	0125	AND
1220	6132	CLR
1221	2047	ISE
1222	5210	JMP
1223	6136	CLBA
1224	3053	DCA
1225	1053	TAD
1226	7041	CIA
1227	1054	TAD
1230	7640	SEA CLA
1231	5237	JMP
1232	6137	CLCA
1233	3047	DCA
1234	1047	TAD
1235	7650	SNA CLA
1236	4430	JMS I
1237	4426	JMS I
1240	6021	TST31M
1241	7402	HLT
1242	7200	CLA
1243	1205	TST31
1244	3047	DCA
4445	/GET RANDOM NUMBER	
6133	/SEND IT TO BUFFER	
3054	/SAVE IT	
1047	/GET TEST COUNTER	
7006	/ROTATE TWO LEFT	
7006	/ROTATE TWO LEFT	
0125	/INSURE THAT MODE 0,1,2=1	
6132	/SEND RANDOM NUMBER TO CONTROL REGISTER	
7040	/COMPLEMENT	
0125	/INSURE THAT MODE 0,1,2=1	
6132	/SET TO COMPLEMENT OF THE NUMBER	
2047	/DONE?	
5210	/BACK 4096 TIMES	
6136	/GET TEST VALUE FROM BUFFER	
3053	/SAVE IT	
1053	/RESTORE IT	
7041	/COMPLEMENT	
1054	/SUBTRACT TEST NUMBER	
7640	/EQUAL?	
5237	/JMP	
6137	/READ COUNTER	
3047	/SAVE IT	
1047	/RESTORE IT	
7650	/STILL ZERO?	
4430	/CHECK MONITOR	
4426	/COUNTER CHANGED IN ERROR	
6021	/MESSAGE POINTER	
7402	/ERROR HALT	
7200	/TO NEXT TEST	
1205	/ISE LOOP/ SCOPE LOOP	
3047	/CLEAR FOR NEXT ISE LOOP	

```

/GET RANDOM NUMBER          JMS I  RANDOM          4445
/SEND IT TO BUFFER         CLAB          6133
/SAVE IT                   DCA          3054
/ERROR MODE 2             CLR          6132
TAD K0100                  TAD          1114
CLR                          CLR          1251
/AC 001                  TAD          1116
/GENERATE "CLR CNT"      CLR          6132
/CLR STATUS              CLSA          6133
/CLR AC                  CLA          7200
/CLR AC 0481            TAD          1116
/GENERATE "LOAD CNT"    CLFN          6134
/CLR AC                 CLA          7200
/CLR AC                 CLR          6132
/CLR AC                 CLR          6132
/0 MODE 2              CLR          6132
/READ COUNTER          CLCA          6137
DCA          3053          DCA          3053
CLAB          6133          CLAB          6133
TAD          1053          TAD          1053
/RESTORE IT           TAD          7041
CIA          1054          CIA          1054
/COMPLEMENT          TAD          1054
/SUBTRACT TEST NUMBER SEND          1054
/EQUAL?              SNA CLA          7650
/CHECK MONITOR      JMS I  ERROR          4426
/MODE 2 1=0 DID IT  JMS I          4430
/MESSAGE POINTER    TS132M          6056
/ERROR HALT        HLT          7402
/TO NEXT TEST     SKP          7410
/ISZ LOOP1 SCOPE LOOP TS132          1245

/DOES MODE 2 1=0 CLK CNT?
/SET AC 051          TAD          1114
/GENERATE "CLR CNT" CLR          6132
/READ COUNTER      CLCA          6137
/SAVE IT          DCA          3053
/RESTORE IT      TAD          7041
/COMPLEMENT     TAD          1054
/SUBTRACT TEST NUMBER SEND          1054
/EQUAL?        SNA CLA          7650
/CHECK MONITOR JMS I  ERROR          4430
/MODE 2 1=0 DID IT JMS I          4426
/MESSAGE POINTER TS132M          6056
/ERROR HALT    HLT          7402
/TO NEXT TEST SKP          7410
/ISZ LOOP1 SCOPE LOOP TS132          1245

/DOES MODE 2 0=1 CLOCK CNT?
/SET AC 051          TAD          1114
/GENERATE "CLR CNT" CLR          6132
/READ COUNTER      CLCA          6137
/SAVE IT          DCA          3053
/RESTORE IT      TAD          7041
/COMPLEMENT     TAD          1053
/SUBTRACT TEST NUMBER SEND          1054
/EQUAL?        SNA CLA          7650
/CHECK MONITOR JMS I  ERROR          4430
/MODE 2 0=1 FAILED JMS I          4426
/MESSAGE POINTER TS133M          6102
/ERROR HALT    HLT          7402
/TO NEXT TEST SKP          7410
/ISZ LOOP1 SCOPE LOOP TS133          1276

```


/DOES COUNTER OVERFLOW SET OVERFLOW FLAG?

1312	7300	CLA CLL	TS134,	/CLEAR AC
1313	6132	CLLR		/CLEAR STATUS
1314	1114	TAD	K0100	/SET AC 05#1
1315	6132	CLLR		/O TO COUNTER
1316	6135	CLSA		/CLEAR CLOCK STATUS
1317	7330	CLA CLL	CHL RAR	/SET AC#4000
1320	6133	CLAB		/SET BUFFER TO 4000
1321	7300	CLA CLL		/CLEAR AC
1322	1116	TAD	K0200	/SET AC 04#1
1323	6134	CLEN		/LOAD CNT (00) #1 1 TO OVERFLOW
1324	7300	CLA CLL		/CLEAR AC
1325	6133	CLAB		/CLEAR BUFFER
1326	6132	CLLR		/CLEAR ALL MODES
1327	1114	TAD	K0100	/SET AC 05#1
1330	6132	CLLR		/GEN "CLR CNT"
1331	6135	CLSA		/GET STATUS OF CLOCK
1332	7710	SPA CLA		/OVERFLOW SET?
1333	4430	JMS I	ERROR	/CHECK MONITOR
1334	4426	JMS I	ERROR	/OVERFLOW NOT SET
1335	6126	TS134H		/MESSAGE POINTER
1336	7402	HLT		/ERROR HALT
1337	7410	SKP		/TO NEXT TEST
1340	1312	TS134		/ISS LOOP1 SCOPE LOOP
1341	7300	CLA CLL		/RESET SEND
1342	3054	DCA		/SET AC#7777
1343	7340	CLA CLL	CHL	/RESET SEND
1344	3046	DCA	REGA	/PRESET ISS COUNTER FOR NEXT TEST

/DOES CLSA (6135) CLEAR OVERFLOW FLOP?

```

1345 7500 /CLEAR AC
1346 6132 CLR
1347 1114 TAD K0100
1350 6132 CLR
1351 6135 CLSA
1352 7330 CLA CLL CML RAR
1353 6133 CLAB
1354 7300 CLA CLL
1355 1116 TAD K0200
1356 6134 CLEN
1357 7300 CLA CLL
1360 6133 CLAB
1361 6132 CLR
1362 1114 TAD K0100
1363 6132 CLR
1364 7300 CLA CLL
1365 6135 CLSA
1366 7300 CLA CLL
1367 6135 CLSA
1370 7700 SMA CLA
1371 4430 JMS I ERROR
1372 4426 JMS I ERROR
1373 6132 TST35H
1374 7402 HLT
1375 7410 SKP
1376 1545 TST35
1377 7340 CLA CLL CMA
1400 3046 DCA REGA
/SET AC=7777
/ISE LOOP1 SCOPE LOOP
/TO NEXT TEST
/ERROR HALT
/MESSAGE POINTER
/CLSA FAILED TO CLEAR OVERFLOW FLOP
/CHECK MONITOR
/OVERFLOW SET?
/GET STATUS BIT 000
/CLEAR AC
/GET STATUS BIT 001
/CLEAR AC
/GEN "CLR CNT"
/SET AC 0501
/CLEAR ALL MODES
/ERR0 BUF,
/CLEAR AC
/GEN LOAD CNT
/SET AC 0401
/CLEAR AC
/SET BUF=4000 OCTAL
/CLEAR AC
/CLEAR CLOCK STATUS
/GEN "CLR CNT"
/SET AC 0501
/CLEAR ALL MODES
/SET AC 0501
TST35, CLA CLL

```

/TEST OVERFLOW SKIP

1401 7300 CFA CLL TST36,

1402 6132 CLR

1403 1114 TAD K0200

1404 6132 CLR

1405 6135 CLSA

1406 7330 CFA CLL CHL BAR

1407 6133 CLAB

1410 7300 CFA CLL

1411 1116 TAD K0200

1412 6134 GEN

1413 7300 CFA CLL

1414 6133 CLAB

1415 6132 CLR

1416 1114 TAD K0200

1417 6132 CLR

1420 7300 CFA CLL

1421 6131 CLSK

1422 4330 JMC I ERROR

1423 4426 JMB I ERROR

1424 6177 TST36H

1425 7402 HLT

1426 7410 SKP

1427 1401 TST36

1430 7340 CFA CLL CMA

1431 3046 DCA

/TEST FOR NO INTERRUPT

1432 1033 TAD PNTA

1433 3052 DCA RETURN

1434 6001 ION

1435 7000 NOP

1436 6002 IOF

1437 4430 JMS I ERROR

1440 4426 JMS I ERROR

1441 6217 TST37M

1442 7402 HLT

1443 7410 SKP

1444 1432 TST37

1445 7340 CFA CLL CMA

1446 3246 DCA

/CLEAR AC

/SET AC 0541

/GEN "CLR CNT"

/CLEAR CLOCK STATUS

/SET AC04000 OCTAL

/CLEAR AC

/SET AC 0441

/GEN LOAD CNT

/CLEAR AC

/CLR BUF

/CLEAR ALL MODES

/AC 0541

/GEN "CLR CNT"

/CLEAR AC

/OVERFLOW SET?

/CHECK MONITOR

/CLOCK PRESET DIDN'T 0 OVERFLOW ENABLE

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISZ LOOP1 SCOPE LOOP

/SET AC07777

/RESET REGA FOR NEXT TEST

/GET RETURN POINTER TO LOCA

/PUT IT IN INTERRUPT HANDLER

/ENABLE INTERRUPTS

/WAIT

/DISABLE INTERRUPTS

/CHECK MONITOR

/ILLEGAL INTERRUPT OVERFLOW OVERFLOW ENABLED

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISZ LOOP1 SCOPE LOOP

/SET AC=7777

/RESET REGA FOR NEXT TEST

/SET INT ENABLE

1447	1114	TST38, TAD	R3100	/SET AC 05=1
1450	6134	CLEN		/TURN ON CLOCK OVERFLOW INT
1451	7300	CLA CL		/CLEAR AC
1452	6131	CLSK		/INTERRUPT SET?
1453	7410	SKP		/TO HERE IF INTERRUPT NOT SET
1454	4430	JMS I	ERROR	/CHECK MONITOR
1455	4426	JMS I	ERROR	/CLSK FAILED TO SKIP OVERFLOW=1 EN OV INT=1
1456	6240	TST38M		/MESSAGE POINTER
1457	7402	HLT		/ERROR HALT
1476	7410	SKP		/TO NEXT TEST
1461	1447	TST38		/ISZ LOOP1 SCOPE LOOP
1462	7340	CLA CL	CMA	/SET AC=7777
1463	3046	DCA	REGA	/PRESSET REGA FOR NEXT TEST
/TEST FOR CLOCK INTERRUPT				
1464	1034	TST39, TAD	PNTB	/GET RETURN POINTER TO LOC8
1465	3052	DCA	RETURN	/PUT 1 IN INTERRUPT HANDLER
1466	6001	ION		/ENABLE INTERRUPTS
1467	7000	NOP		/WAIT
1470	6002	IOF		/DISABLE INTERRUPTS
1471	7410	SKP		/TO HERE IF NO INTERRUPT
1472	4430	JMS I	ERROR	/CHECK WITH MONITOR
1473	4426	JMS I	ERROR	/GLOCK INT FAILED TO INTERRUPT
1474	6257	TST39M		/MESSAGE POINTER
1475	7402	HLT		/ERROR HALT
1476	7410	SKP		/TO NEXT TEST
1477	1464	TST39		/ISZ LOOP1 SCOPE LOOP
1500	7340	CLA CL	CMA	/SET AC=7777
1501	3046	DCA	REGA	/PRESSET REGA FOR NEXT TEST

Address	Instruction	Address	Instruction	Address	Instruction
1502	CIA CLL	1502	CIA CLL	1502	CIA CLL
1503	CLEN	1503	CLEN	1503	CLEN
1504	CLSK	1504	CLSK	1504	CLSK
1505	JMS I	1505	JMS I	1505	JMS I
1506	JMS I	1506	JMS I	1506	JMS I
1507	TS140M	1507	TS140M	1507	TS140M
1510	HLT	1510	HLT	1510	HLT
1511	SKP	1511	SKP	1511	SKP
1512	TS140	1512	TS140	1512	TS140
1513	CLL CIA CMA	1513	CLL CIA CMA	1513	CLL CIA CMA
1514	DCA	1514	DCA	1514	DCA
/TEST WITH FLAG UP ZERO OVERFLOW INT ENABLE					
1515	TAD	1515	TAD	1515	TAD
1516	CLEN	1516	CLEN	1516	CLEN
1517	CIA CLL	1517	CIA CLL	1517	CIA CLL
1520	CLR	1520	CLR	1520	CLR
1521	CLSA	1521	CLSA	1521	CLSA
1522	CIA CLL	1522	CIA CLL	1522	CIA CLL
1523	CLSK	1523	CLSK	1523	CLSK
1524	JMS I	1524	JMS I	1524	JMS I
1525	JMS I	1525	JMS I	1525	JMS I
1526	TS141M	1526	TS141M	1526	TS141M
1527	HLT	1527	HLT	1527	HLT
1530	SKP	1530	SKP	1530	SKP
1531	TS141	1531	TS141	1531	TS141
1532	CIA CLL CMA	1532	CIA CLL CMA	1532	CIA CLL CMA
1533	DCA	1533	DCA	1533	DCA
/TEST INT OVERFLOW					
1534	TAD	1534	TAD	1534	TAD
1535	DCA	1535	DCA	1535	DCA
1536	ION	1536	ION	1536	ION
1537	NOP	1537	NOP	1537	NOP
1540	IOF	1540	IOF	1540	IOF
1541	JMS I	1541	JMS I	1541	JMS I
1542	JMS I	1542	JMS I	1542	JMS I
1543	TS142M	1543	TS142M	1543	TS142M
1544	HLT	1544	HLT	1544	HLT
1545	SKP	1545	SKP	1545	SKP
1546	TS142	1546	TS142	1546	TS142
1547	ISZ	1547	ISZ	1547	ISZ
1550	JMP I	1550	JMP I	1550	JMP I
1551	CIA CLL CMA	1551	CIA CLL CMA	1551	CIA CLL CMA
1552	DCA	1552	DCA	1552	DCA
/GET RETURN POINTER TO LOGC					
1553	REGA	1553	REGA	1553	REGA
1554	REGA	1554	REGA	1554	REGA
/SET AC 0501					
1555	ENABLE INTERRUPTS	1555	ENABLE INTERRUPTS	1555	ENABLE INTERRUPTS
1556	CLEAR AC	1556	CLEAR AC	1556	CLEAR AC
1557	STOP THE CLOCK	1557	STOP THE CLOCK	1557	STOP THE CLOCK
1558	READ AND ZERO FLAG	1558	READ AND ZERO FLAG	1558	READ AND ZERO FLAG
1559	CLEAR AC	1559	CLEAR AC	1559	CLEAR AC
1560	INTERRUPT SET?	1560	INTERRUPT SET?	1560	INTERRUPT SET?
1561	CHECK MONITOR	1561	CHECK MONITOR	1561	CHECK MONITOR
1562	BAD INTERRUPT CONDITION STILL EXISTS	1562	BAD INTERRUPT CONDITION STILL EXISTS	1562	BAD INTERRUPT CONDITION STILL EXISTS
1563	MESSAGE POINTER	1563	MESSAGE POINTER	1563	MESSAGE POINTER
1564	ERROR HALT	1564	ERROR HALT	1564	ERROR HALT
1565	TO NEXT TEST	1565	TO NEXT TEST	1565	TO NEXT TEST
1566	ISZ LOOP1 SCOPE LOOP	1566	ISZ LOOP1 SCOPE LOOP	1566	ISZ LOOP1 SCOPE LOOP
1567	SET AC 0777	1567	SET AC 0777	1567	SET AC 0777
1568	REGA	1568	REGA	1568	REGA
/PRESSET REGA FOR NEXT TEST					
1569	ENABLE INTERRUPTS	1569	ENABLE INTERRUPTS	1569	ENABLE INTERRUPTS
1570	PUT I1 IN INTERRUPT HANDLER	1570	PUT I1 IN INTERRUPT HANDLER	1570	PUT I1 IN INTERRUPT HANDLER
1571	ENABLE INTERRUPTS	1571	ENABLE INTERRUPTS	1571	ENABLE INTERRUPTS
1572	WAIT	1572	WAIT	1572	WAIT
1573	DISABLE INTERRUPTS	1573	DISABLE INTERRUPTS	1573	DISABLE INTERRUPTS
1574	CHECK MONITOR	1574	CHECK MONITOR	1574	CHECK MONITOR
1575	ILLEGAL CLOCK INTERRUPT	1575	ILLEGAL CLOCK INTERRUPT	1575	ILLEGAL CLOCK INTERRUPT
1576	MESSAGE POINTER	1576	MESSAGE POINTER	1576	MESSAGE POINTER
1577	ERROR HALT	1577	ERROR HALT	1577	ERROR HALT
1578	TO NEXT TEST	1578	TO NEXT TEST	1578	TO NEXT TEST
1579	ISZ LOOP1 SCOPE LOOP	1579	ISZ LOOP1 SCOPE LOOP	1579	ISZ LOOP1 SCOPE LOOP
1580	INCREMENT PASS COUNTER	1580	INCREMENT PASS COUNTER	1580	INCREMENT PASS COUNTER
1581	CROSS PAGE TO TEST 33 4000 TIMES	1581	CROSS PAGE TO TEST 33 4000 TIMES	1581	CROSS PAGE TO TEST 33 4000 TIMES
1582	SET AC 7777	1582	SET AC 7777	1582	SET AC 7777
1583	REGA	1583	REGA	1583	REGA
/PRESSET REGA FOR NEXT TEST					

/COUNTER CARRY TESTING
 /COUNTER PRESET SUCH THAT CLOCK CNT RAISES BIT IN QUESTION
 /DOES BIT 11 SET UP?

1593	2200	CLA	TS143,	/CLEAR AC
1594	6132	CLR		/CLEAR ALL MODES
1595	6133	CLB		/CLEAR BUF
1596	1114	TAD	K0100	/SET AC 09H
1597	6132	CLR		/GEN CLR CNT
1598	6135	CLSA		/CLEAR STATUS
1599	7200	CLA		/CLEAR AC
1562	3025	DCA	CNTR	/CLEAR COUNTER
1563	3094	DCA	SEND	/CLEAR SEND
1564	6133	CLAB		/CLEAR BUFFER
1565	1116	TAD	K0200	/MODE 1
1566	6134	CLCN		/ENABLE MODE
1567	7300	CLA		/CLEAR AC
1570	1137	TAD	K0300	/SELECT 100 HZ RATE TO BE USED IN TEST 94
1571	6132	CLLR		/ENABLE RATE
1572	6137	CLCA		/READ COUNTER
1573	3053	DCA		/SAVE IT
1574	1893	TAD	RXED	/FETCH IT
1575	1144	TAD	M0001	/BIT 11 AND ONLY BIT 11 SET?
1576	7350	SNA	CLA	/IF NOT, WAIT A WHILE
1577	5464	JMP	UP43	/SET GO CHECK MONITOR (.04)
1578	2325	ISE	CNTR	/TIMER DONE?
1581	5422	JMP	DN43	/NO, GO BACK (.07)
1582	7410	SKP		/TO HERE IF BAD BIT
1583	4430	JMS	1	/CHECK MONITOR
1604	4426	JMS	1	/BIT 11 FAILED TO GET SET BY A CLOCK PULSE
1605	6360	TS143H		/MESSAGE POINTER
1606	7102	HLT		/ERROR HALT
1607	7410	SKP		/TO NEXT TEST
1610	1593	TS143		/100 LOOP SCOPE LOOP
1611	7340	CLA	CLL	/SET AC 7777
1612	3046	DCA	REGA	/PRESET REGA FOR NEXT TEST

/DOES BIT 10 SET UP?

1613	7200	CLA	TS144,
1614	6132	CLR	
1615	6133	CLAB	
1616	6132	CLR	
1617	6133	CLSA	
1620	7200	CLA	
1621	3025	DCA	
1622	1075	TAD	K0001
1623	6133	CLAB	
1624	3054	DCA	SEND
1625	1116	TAD	K0200
1626	6134	CLEN	
1627	7300	CLA CL	
1630	1137	TAD	K5300
1631	6132	CLR	
1632	6137	CLCA	
1633	3053	DCA	RXED
1634	1053	TAD	RXED
1635	1145	TAD	M0002
1636	7050	SNA CLA	
1637	5243	JMP	04
1640	2025	ISE	CNTR
1641	5232	JMP	07
1642	7410	SKP	
1643	4430	JMS I	ERROR
1644	4426	JMS I	ERROR
1645	6377	TS144M	
1646	7402	HLT	
1647	7410	SKP	
1650	1013	TS144	
1651	7340	CLA CL	CMA
1652	3046	DCA	REGA

/CHECK MONITOR
/BIT 10 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP/ SCOPE LOOP
/SET AG=777
/PRESET REGA FOR NEXT TEST

/BIT 10, AND ONLY BIT 10, SET?

/PRESET FOR BIT 10

/DOES BIT 9 SET UP?

1653	7200	CLA	TST45,
1654	6132	CLR	
1655	6133	CLAB	
1656	1114	TAD	K0100
1657	6132	CLR	
1660	6135	CLSA	
1661	7200	CLA	
1662	3025	DCA	
1663	1077	TAD	K0003
1664	6133	CLAB	
1665	3054	DCA	
1666	1116	TAD	K0200
1667	6134	CLEN	
1670	7300	CLA CLL	
1671	1137	TAD	K5100
1672	6132	CLR	
1673	6137	CLCA	
1674	3053	DCA	
1675	1053	TAD	RXED
1676	1146	TAD	M0004
1677	7650	SNA CLA	
1700	5304	JMP	4
1701	2025	ISZ	CNTR
1702	5273	JMP	7
1703	7410	SKP	
1704	4430	JMS I	ERROR
1705	4426	JMS I	ERROR
1706	6416	TST45M	
1707	7402	HLT	
1710	7410	SKP	
1711	1653	TST45	
1712	7340	CLA CLL	CGA
1713	3046	DCA	REGA

/CHECK MONITOR
/BIT 9 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT

/BIT 09, AND ONLY BIT 09, SET?

/PRESET FOR BIT 09

/SET AC=7777
/ISZ LOOP1 SCOPE LOOP
/TO NEXT TEST
/ERROR HALT
/SET AC=7777
/PRESET REGA FOR NEXT TEST

/DOES BIT 8 SET UP?

```

1714 7200 CLA
1715 6132 CLR
1716 6133 CLAB
1717 1114 TAD
1720 6132 CLR
1721 6135 CLSA
1722 7200 CLA
1723 3025 DCA
1724 1101 TAD
1725 6133 CLAB
1726 3034 DCA
1727 1116 TAD
1730 6134 CLBN
1731 7300 CLA CLL
1732 1137 TAD
1733 6132 CLR
1734 6137 CLCA
1735 3053 DCA
1736 1053 RXED
1737 1147 TAD
1740 7050 SNA CLA
1741 5345 JMP
1742 2025 ISZ
1743 5334 JMP
1744 7410 SKP
1745 4430 JMS I
1746 4426 JMS I
1747 6435 TST46M
1750 7402 HLT
1751 7410 SKP
1752 1714 TST46
1753 7340 CLA CLL
1754 3046 DCA

```

```

/CHECK MONITOR
/BIT 8 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

```

/BIT 8 AND ONLY BIT 08, SET?

/PRESET FOR BIT 08

/DOCS BIT 7 SET UP?

1755	7200	CLA	TS147,
1756	6132	CLR	
1757	6133	CLAB	
1760	1114	TAD	K0100
1761	6132	CLR	
1762	6133	CLSA	
1763	7200	CLA	
1764	3025	DCA	
1765	1106	TAD	K0017
1766	6133	CLAB	
1767	3054	DCA	
1768	1116	TAD	K0200
1771	6134	CLEN	
1772	7300	CLA	CLL
1773	1137	TAD	K5100
1774	6132	CLR	
1775	6137	CLCA	
1776	3053	DCA	
1777	1093	TAD	
2000	1190	TAD	M0020
2001	7090	SNA	CLA
2002	5206	JMP	4
2003	2025	ISZ	CNTR
2004	5423	JMP	1 DN47
2005	7410	SKP	
2006	4430	JMS	1 NERROR
2007	4426	JMS	1 NERROR
2010	6494	TS147M	
2011	7402	HLT	
2012	7410	SKP	
2013	1755	TS147	
2014	7340	CLA	CLL CMA
2015	3046	DCA	REGA

BK47,

TS147,

/PRESET FOR BIT 07

SEND

TAD K0200

DCA

CLAB

TAD K0017

DCA

CNTR

CLA

CLSA

CLR

TAD K0100

CLR

CLSA

7200

CLA

3025

DCA

1106

TAD

6133

CLAB

3054

DCA

1116

TAD

6134

CLEN

7300

CLA

CLL

1137

TAD

K5100

CLR

6132

CLR

6137

CLCA

3053

DCA

RXED

TAD

1093

TAD

1190

TAD

M0020

SNA

CLA

JMP

4

ISZ

CNTR

JMP

1 DN47

SKP

JMS

1 NERROR

JMS

1 NERROR

4426

JMS

1

TS147M

7402

HLT

7410

SKP

1755

TS147

7340

CLA

CLL CMA

3046

DCA

REGA

/CHECK MONITOR

/BIT 7 FAILED TO GET SET BY COUNTING

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISZ LOOP/ SCOPE LOOP

/SET AC=7777

/PRESET REGA FOR NEXT TEST

((=7))

/BIT 07, AND ONLY BIT 07, SET?

/DOES BIT 6 SET UP?

2016 7200 CLA TST48, CLA

2017 6132 CLR

2020 6133 CLAB

2021 1114 TAD K0100

2022 6132 CLR

2023 6135 CLSA

2024 7200 CLA

2025 3025 DCA

2026 1110 TAD K0037

2027 6133 CLAB

2030 3054 DCA

2031 1116 TAD K0200

2032 6134 CLEN

2033 7300 CLA CLL

2034 1137 TAD K5100

2035 6132 CLR

2036 6137 CLCA

2037 3053 DCA

2040 1053 TAD RXED

2041 1151 TAD M0040

2042 7050 SNA CLA

2043 5247 JHP

2044 2025 ISE

2045 5236 JHP

2046 7410 SKP

2047 4430 JMS !

2048 7410 SKP

2049 4430 JMS !

2050 4426 JMS !

2051 6473 TST48H

2052 7402 HLT

2053 7410 SKP

2054 2016 TST48

2055 7340 CLA CLL

2056 3046 DCA

/CHECK MONITOR
/BIT 6 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

/BIT 04 AND ONLY BIT 06, SET?

/PRESET FOR BIT 06

/DOES BIT 5 SET UP?

2057	7200	CLA	TST49,
2060	6132	CLR	
2061	6133	CLAB	
2062	1114	TAD	K0100
2063	6132	CLR	
2064	6135	CLSA	
2065	7200	CLA	
2066	3025	DCA	
2067	1113	TAD	K0877
2070	6133	CLAB	
2071	3054	DCA	
2072	1116	TAD	K0200
2073	6134	CLEN	
2074	7300	CLA	CLL
2075	1137	TAD	K5100
2076	6132	CLR	
2077	6137	CLCA	
2100	3053	DCA	
2101	1053	TAD	
2102	1153	TAD	M0100
2103	7050	SNA	CLA
2104	5310	JMP	.44
2105	2025	ISE	CNTR
2106	5277	JMP	.47
2107	7410	SKP	
2110	4430	JMS	I
2111	4426	JMS	I
2112	6912	TST49M	
2113	7402	HLT	
2114	7410	SKP	
2115	2057	TST49	
2116	7340	CLA	CLL
2117	3046	DCA	REGA

/CHECK MONITOR
 /BIT 5 FAILED TO GET SET BY COUNTING
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISE LOOP SCOPE LOOP
 /SET AC=7777
 /PRESET REGA FOR NEXT TEST

/BIT 05, AND ONLY BIT 05, SET?

/PRESET FOR BIT 05

/DOES BIT 4 SET UP?

2120	7200	CLA	TST50
2121	6132	CLR	
2122	6133	CLAB	
2123	1114	TAD	K0100
2124	6132	CLR	
2125	6135	CLSA	
2126	7200	CLA	
2127	3025	DCA	CNTR
2130	1115	TAD	K0177
2131	6133	CLAB	
2132	3054	DCA	SEND
2133	1116	TAD	K0200
2134	6134	CLEN	
2135	7300	CLA	CLL
2136	1137	TAD	K5100
2137	6132	CLR	
2140	6137	CLCA	
2141	3053	DCA	RXED
2142	1093	RXED	
2143	1154	TAD	M0200
2144	7650	SMA	CLA
2145	5357	JMP	44
2146	2025	ISE	CNTR
2147	5340	JMP	47
2150	7410	SKP	
2151	4430	JMS	I
2152	4426	JMS	I
2153	6531	TST50M	
2154	7402	HLT	
2155	7410	SKP	
2156	2120	TST50	
2157	7340	CLA	CLL
2160	3046	DCA	REGA

/CHECK MONITOR
 /BIT 4 FAILED TO GET SET BY COUNTING
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISS LOOP1 SCOPE LOOP
 /SET AC=7777
 /PRESET REGA FOR NEXT TEST

/BIT 04, AND ONLY BIT 04, SET?

/PRESET FOR BIT 04

/DOES BIT 3 SET UP?

2161	7200	CLA	TS151,
2162	6132	CLR	
2163	6133	CLAB	
2164	1114	TAD	K0100
2165	6132	CLR	
2166	6135	CLSA	
2167	7200	CLA	
2170	3025	DCA	CNTR
2171	1121	TAD	K0377
2172	6133	CLAB	
2173	3034	DCA	SEND
2174	1116	TAD	K0200
2175	6134	CLEN	
2176	7300	CLA	CLL
2177	1137	TAD	K5100
2200	6132	CLR	
2201	6137	CLCA	
2202	3053	DCA	RXED
2203	1053	TAD	RXED
2204	1155	TAD	M0400
2205	7650	SNA	CLA
2206	5212	JMP	'44
2207	2025	ISE	CNTR
2210	5201	JMP	'=7
2211	7410	SKP	
2212	4430	JMS	! ERROR
2213	4426	JMS	! ERROR
2214	6550	TS151M	
2215	7402	HLT	
2216	7410	SKP	
2217	2161	TS151	
2220	7340	CLA	CLL
2221	3046	DCA	REGA

/CHECK MONITOR
/BIT 3 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

/BIT 03, AND ONLY BIT 03, SET?

/PRESET FOR BIT 03

/DOES BIT 2 SET UP?

```

2222 7200 CLA TST52,
2223 6132 CLR
2224 6133 CLAB
2225 1114 TAD K0100
2226 6132 CLR
2227 6135 CLSA
2230 7200 CLA
2231 3025 DCA CNTR
2232 1126 TAD K0777
2233 6133 CLAB
2234 3054 DCA SEND
2235 1116 TAD K0200
2236 6134 CLFN
2237 7300 CLA CLP K5100
2240 1137 TAD K5100
2241 6132 CLR
2242 6137 CLCA
2243 3053 DCA RXED
2244 1053 TAD RXED
2245 1156 TAD M1000
2246 1150 SNA CLP
2247 5253 JMP
2250 2025 ISM CNTR
2251 5242 JMP
2252 7410 SKP
2253 4430 JMS I NERROR
2254 4426 JMS I NERROR
2255 6567 TST52M
2256 7402 HLT
2257 7410 SKP
2260 2222 TST52
2261 7340 CLA CLP
2262 3046 DCA REGA
    
```

```

/CHECK MONITOR
/BIT 2 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISS LOOP! SCORE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST
    
```

/BIT 02, AND ONLY BIT 02, SET?

/PRESET FOR BIT 02

/DOES BIT 1 SET UP?
 /TST53, CLA

2263	7200	CLA
2264	6132	CLR
2265	6133	CLAB
2266	1114	TAD
2267	6132	CLR
2270	6135	CLSA
2271	7200	CLA
2272	3025	DCA
2273	1131	TAD
2274	6133	CLAB
2275	3054	DCA
2276	1116	TAD
2277	6134	CLEN
2300	7300	CLA CLL
2301	1137	TAD
2302	6132	CLR
2303	6137	CLCA
2304	3053	DCA
2305	1053	TAD
2306	1160	TAD
2307	7050	SNA CLA
2310	5314	JMP
2311	2025	ISA
2312	5303	JMP
2313	7410	SKP
2314	4430	JMS I
2315	4426	JMS I
2316	6006	TST53M
2317	7402	HLT
2320	7410	SKP
2321	2263	TST53
2322	7340	CLA CLL
2323	3046	DCA
2263	7200	CLA
2264	6132	CLR
2265	6133	CLAB
2266	1114	TAD
2267	6132	CLR
2270	6135	CLSA
2271	7200	CLA
2272	3025	DCA
2273	1131	TAD
2274	6133	CLAB
2275	3054	DCA
2276	1116	TAD
2277	6134	CLEN
2300	7300	CLA CLL
2301	1137	TAD
2302	6132	CLR
2303	6137	CLCA
2304	3053	DCA
2305	1053	TAD
2306	1160	TAD
2307	7050	SNA CLA
2310	5314	JMP
2311	2025	ISA
2312	5303	JMP
2313	7410	SKP
2314	4430	JMS I
2315	4426	JMS I
2316	6006	TST53M
2317	7402	HLT
2320	7410	SKP
2321	2263	TST53
2322	7340	CLA CLL
2323	3046	DCA

/PRESET FOR BIT 01

/BIT 01, AND ONLY BIT 01, SET?

/CHECK MONITOR
 /BIT 1 FAILED TO GET SET BY COUNTING
 /MESSAGE POINTER
 /ERROR HALT

/TO NEXT TEST
 /ISS LOOP1 SCOPE LOOP
 /SET AC=7777
 /PRESET REGA FOR NEXT TEST

/DOES BIT 0 SET UP?

2324	2000	CLA
2325	6132	CLR
2326	6133	CLAB
2327	1114	TAD
2328	6132	CLR
2329	6133	CLSA
2330	7200	CLA
2331	3025	DCA
2332	1334	TAD
2333	6133	CLAB
2334	3054	DCA
2335	1116	TAD
2336	6134	CLEN
2337	7300	CLA CL
2338	1137	TAD
2339	6132	CLR
2340	3053	DCA
2341	6137	CLCA
2342	3054	DCA
2343	1053	RXED
2344	1053	RXED
2345	1161	TAD
2346	7050	SNA CLA
2347	5355	JMP
2348	5355	JMP
2349	2025	ISE
2350	5344	JMP
2351	7410	SKP
2352	4430	JMS I
2353	4426	JMS I
2354	6025	TST54M
2355	7402	HLT
2356	7410	SKP
2357	2324	TST54
2358	7340	CLA CL CMA
2359	3046	DCA REGA

/CHECK MONITOR
 /BIT 0 FAILED TO GET SET BY COUNTING
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP/ SCOPE LOOP
 /SET AC = 7777
 /PRESET REGA FOR NEXT TEST

/BIT 00, AND ONLY BIT 00, SET?

/PRESET FOR BIT 00

/DOES COUNTER COUNT NORMALLY AND AT ALL RATES?
/CHECK 400 KHZ RATE

2365	7300	19155,	CLA CLL		/CLEAR AC
2366	1157		TAD M1400		/GET PRESET
2367	3047		DCA REG8		/SET UP FOR TIMER
2370	1127		TAD K1000		/GET AC 02
2371	6132		CLLR		/SET 400KHZ RATE
2372	7300		CLA CLL		
2373	2047	BK55,	ISS REG8		INCREMENT COUNT
2374	7410		SKP		TIMER OK
2375	5467		JMP I UP55		TIMER NOT OK (1.05)
2376	6135		CLSA		GET STATUS
2377	7000		NOP		WAIT
2400	7700		SMA CLA		OVERFLOW?
2401	5424		JMP I DNS5		TRY AGAIN (1.06)
2402	4430		JMS I NERROR		CHECK MONITOR
2403	4426	F055,	JMS I ERROR		400 KHZ FAILED
2404	6644		TS155M		MESSAGE POINTER
2405	7402		HLT		ERROR HALT
2406	7410		SKP		TO NEXT TEST
2407	2065		TS155		ISS LOOP1 SCOPE LOOP
2410	7340		CLA CLL CMA		/SET AC = 7777
2411	3046		DCA REGA		/PRESET REGA
2365	7300	19155,	CLA CLL		/CLEAR AC
2366	1157		TAD M1400		/GET PRESET
2367	3047		DCA REG8		/SET UP FOR TIMER
2370	1127		TAD K1000		/GET AC 02
2371	6132		CLLR		/SET 400KHZ RATE
2372	7300		CLA CLL		
2373	2047	BK55,	ISS REG8		INCREMENT COUNT
2374	7410		SKP		TIMER OK
2375	5467		JMP I UP55		TIMER NOT OK (1.05)
2376	6135		CLSA		GET STATUS
2377	7000		NOP		WAIT
2400	7700		SMA CLA		OVERFLOW?
2401	5424		JMP I DNS5		TRY AGAIN (1.06)
2402	4430		JMS I NERROR		CHECK MONITOR
2403	4426	F055,	JMS I ERROR		400 KHZ FAILED
2404	6644		TS155M		MESSAGE POINTER
2405	7402		HLT		ERROR HALT
2406	7410		SKP		TO NEXT TEST
2407	2065		TS155		ISS LOOP1 SCOPE LOOP
2410	7340		CLA CLL CMA		/SET AC = 7777
2411	3046		DCA REGA		/PRESET REGA
2412	7300	19156,	CLA CLL		/CLEAR AC
2413	1163		TAD M5400		/GET PRESET
2414	3047		DCA REG8		/SET UP TIMER
2415	1132		TAD K2000		/GET AC 01
2416	6132		CLLR		/SET 100 KHZ RATE
2417	7300		CLA CLL		
2420	2047	REG8	ISS		INCREMENT COUNT
2421	7410		SKP		TIMER OK
2422	5230	1.05	JMP		TIMER NOT OK
2423	6135		CLSA		GET STATUS
2424	7000		NOP		WAIT
2425	7700		SMA CLA		OVERFLOW?
2426	5220	1.06	JMP		TRY AGAIN
2427	4430		JMS I NERROR		CHECK MONITOR
2430	4426		JMS I ERROR		100KHZ FAILED
2431	6661		TS156M		MESSAGE POINTER
2432	7402		HLT		ERROR HALT
2433	7410		SKP		TO NEXT TEST
2434	2412	19156	TS156		ISS LOOP1 SCOPE LOOP
2435	7340		CLA CLL CMA		/SET AC = 7777
2436	3046		DCA REGA		/PRESET REGA

Address	Instruction	Address	Instruction	Address	Instruction
2437	CLA CLL	7300	TS157,	2437	CLA CLL
2440	TAD	M0100		2440	TAD
2441	DCA	REGC		2441	DCA
2442	TAD	M1000		2442	TAD
2443	DCA	REGC		2443	DCA
2444	TAD	K3000		2444	TAD
2445	CLLR	6132		2445	CLLR
2446	CLA CLL	7300		2446	CLA CLL
2447	ISZ	2047		2447	ISZ
2450	SKP	7410		2450	SKP
2451	ISZ	2050		2451	ISZ
2452	SKP	7410		2452	SKP
2453	JMP	5261		2453	JMP
2454	CLSA	6135		2454	CLSA
2455	NOP	7000		2455	NOP
2456	SMA CLA	7700		2456	SMA CLA
2457	JMP	5247		2457	JMP
2460	JMS I	4430		2460	JMS I
2461	JMS I	4426		2461	JMS I
2462	TS157M	6676		2462	TS157M
2463	HLT	7402		2463	HLT
2464	SKP	7410		2464	SKP
2465	TS157	2437		2465	TS157
2466	CLA CLL	7340		2466	CLA CLL
2467	DCA	REGA		2467	DCA
2470	DCA	REGB		2470	DCA
2471	TEST 10 KHZ RATE			2471	TEST 10 KHZ RATE
2471	CLA CLL	7000		2471	CLA CLL
2472	TAD	M0100		2472	TAD
2473	DCA	REGC		2473	DCA
2474	TAD	K4100		2474	TAD
2475	CLLR	6132		2475	CLLR
2476	CLA CLL	7300		2476	CLA CLL
2477	ISZ	2047		2477	ISZ
2500	SKP	7410		2500	SKP
2501	ISZ	2050		2501	ISZ
2502	SKP	7410		2502	SKP
2503	JMP	5311		2503	JMP
2504	CLSA	6135		2504	CLSA
2505	NOP	7000		2505	NOP
2506	SMA CLA	7700		2506	SMA CLA
2507	JMP	5277		2507	JMP
2510	JMS I	4430		2510	JMS I
2511	JMS I	4426		2511	JMS I
2512	TS158M	6713		2512	TS158M
2513	HLT	7402		2513	HLT
2514	SKP	7410		2514	SKP
2515	TS158	2471		2515	TS158
2516	CLA CLL	7340		2516	CLA CLL
2517	DCA	REGA		2517	DCA

```

/CLEAR AC
/GET PRESSET
/SET UP FOR X100
/SET 1KC RATE
/INCREMENT COUNT
/TIMER OK
/INCREMENT MULTIPPLIER
/MULTIPPLIER OK
/TIMER NOT OK
/GET STATUS
/WAIT
/OVERFLOW?
/TRY AGAIN
/CHECK MONITOR
/1KC FAILED
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC = 7777
/PRESET REGA
/CLEAR REGB
/TEST 1KHZ RATE
/TEST 10 KHZ RATE
/SET UP FOR X10
/SET 10KC RATE
/INCREMENT COUNT
/TIMER OK
/INCREMENT MULTIPPLIER
/MULTIPPLIER OK
/TIMER NOT OK
/GET STATUS
/WAIT
/OVERFLOW?
/TRY AGAIN
/CHECK MONITOR
/10KC FAILED
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC = 7777
/PRESET REGA
/CLEAR REGB

```

```

/ CHECK 100 CPS RATE
/
7300 CLA CLL TST59,
2520 DCA 3047
2521 DCA 3047
2522 TAD M0100
2523 DCA 3050
2524 TAD M0400
2525 CLA B
2526 CLA CLL
2527 TAD K0200
2530 CLEN
2531 CLA CLL
2532 TAD K0300
2533 CLLR
2534 CLA CLL
2535 TAD K0400
2536 ISS
2537 TAD K0500
2540 SKP
2541 JMP
2542 CLA
2543 NOP
2544 SMA CLA
2545 JMP
2546 JMS I ERROR
2547 JMS I ERROR
2550 TST59M
2551 HLT
2552 SKP CLA
2553 TAD M0100
2554 TAD
2555 DCA
2556 DCA

```

```

/ CLEAR AC
/ CLEAR REG
/ GET PRESET
/ SET FOR X100
/ GET PRESET
/ PRESET BUFFER
/ CLEAR AC
/ SET AC 05#1
/ ENABLE PRESET
/ SET 100 CPS RATES
/ ENABLE RATE
/ CLEAR AC
/ INCREMENT TIME
/ INCREMENT MULTIPLIER
/ TIME OK
/ TIME NOT OK: RATE FAILED
/ GET STATUS
/ WAIT
/ OVERFLOW
/ TRY AGAIN
/ CHECK MONITOR
/ RATE 100 HB FAILED
/ CLEAR REG

```

/CHECK CHANNEL 1 INPUT RATE (RATE MUST BE BETWEEN 47 CPS AND 180 KHZ)
/INSURE THAT AN INPUT IS PROVIDED)

2557	7300	TS160,	CLA CLL	/CLEAR AC
2560	1107	TAD	K0020	/GET AC 05
2561	6134	CLEN		/ENABLE CHANNEL 1 INPUT
2562	7200	CLA		/GET AC 00, 01
2563	1142	TAD	K0000	/ENABLE RATE=CHANNEL 1 INPUT
2564	6132	CLLR		/CLEAR AC
2565	7300	CLA CLL	TS160N,	/GET COUNTER
2566	6137	CLCA		/SAVE I1
2567	3054	DCA		/WAIT
2570	2047	ISE	SEND	
2571	5370	JMP	REG8	
2572	6137	CLCA	REG8	
2573	7041	CIA	SEND	
2574	1054	TAD		
2575	7040	SEA CLA		
2576	4430	JMS I		
2577	4426	JMS I	ERROR	
2600	6745	TS160M		
2601	7402	HLT		
2602	7410	SKP		
2603	2565	TS160N		

/CLEAR AC
 /GET AC 05
 /ENABLE CHANNEL 1 INPUT
 /GET AC 00, 01
 /ENABLE RATE=CHANNEL 1 INPUT
 /CLEAR AC
 /GET COUNTER
 /SAVE I1
 /WAIT
 /GET COUNTER
 /215 COMPLEMENT
 /COMPARE
 /HAS IT CHANGED?
 /CHECK MONITOR
 /CHAN 1 LOCKED UP
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /SCOPE LOOP, IS2 LOOP

/SIMULATED INPUT TESTS CHANNEL 3

2604	1075	/SET AC 1181	TAD	K0001	TS161	2604
2605	6134	/ENABLE CHANNEL 3	CLEN			2605
2606	6132	/SET EVENT FLOP	CLR			2606
2607	6132	/SET SET PRE-EVENT FLOP	CLR			2607
2610	7500	/CLEAR AG	CLA CLR			2610
2611	6134	/CLEAR ENABLES	CLEN			2611
2612	6135	/GET STATUS	CLSA			2612
2613	0134	/IGNORE O/FLO	AND	K3777		2613
2614	3054	/SAVE IT	DCA			2614
2615	6135	/GET STATUS AGAIN	CLSA			2615
2616	0077	/SAVE CHANNEL 3	AND	K0003		2616
2617	3053	/SAVE IT	DCA			2617
2620	1053	/FETCH IT	TAD			2620
2621	7940	/CHANNEL 3 07	SEA CLA			2621
2622	5470	/CLSA DOESN'T 0 INPUT CHANNEL 3 (1-6)	JMP I	UP61		2622
2623	1054	/GET STATUS	TAD			2623
2624	7041	/2'S COMPLEMENT	CIA			2624
2625	1077	/SUBTRACT SET	TAD	K0003		2625
2626	7650	/EQUAL?	SNA CLA			2626
2627	4430	/CHECK MONITOR	JMS I	ERROR		2627
2630	4426	/BOTH PRE-EVENT AND EVENT NOT SET	JMS I	ERROR		2630
2631	6766	/MESSAGE POINTER	TS161M			2631
2632	7402	/ERROR HALT	HLT			2632
2633	7410	/TO NEXT TEST	SKP			2633
2634	2604	/ISE LOOP1 SCOPE LOOP	TS161			2634

FD61,

TS161,

/SIM INPUT TESTS CHAN 2

2635	1100	TAD	K0004	TS162	2635
2636	6134	CLEN			2636
2637	6132	CLLR			2637
2640	6132	CLLR			2640
2641	7300	CLA CLL			2641
2642	6134	CLEN			2642
2643	6135	CLSA			2643
2644	0134	AND	K3777		2644
2645	3054	DCA	SEND		2645
2646	6135	CLSA			2646
2647	0104	TAD	K0014		2647
2650	3053	DCA	RXED		2650
2651	1053	TAD	RXED		2651
2652	7040	SEA CLA			2652
2653	5261	JMP	'*5		2653
2654	1054	TAD	SEND		2654
2655	7041	CIA			2655
2656	1104	TAD	K0014		2656
2657	7050	SNA CLA			2657
2660	4420	JMS I	ERROR		2660
2661	4426	JMS I	ERROR		2661
2662	7010	TS162M			2662
2663	7402	HLT			2663
2664	7410	SKP			2664
2665	2635	TS162			2665

/SET AC 001	
/ENABLE CHAN 2	
/SET EVENT FLOP	
/SET PREVENT FLOP	
/CLEAR AC	
/CLEAR ENABLES	
/GET STATUS	
/IGNORE OFLO	
/SAVE IT	
/GET STATUS	
/SAVE CHANNEL 2	
/DCA	
/SAVE IT	
/FETCH IT	
/01	
/CLSA DOESN'T 0 INPUT CHANNEL 2	
/GET FIRST STATUS	
/2'S COMPLEMENT	
/SUBTRACT SET	
/EQUAL?	
/CHECK MONITOR	
/BOTH PRE-EVENT AND EVENT NOT SET	
/MESSAGE POINTER	
/ERROR HALT	
/TO NEXT TEST	
/ISE LOOP! SCOPE LOOP	

/SIM INPUT TESTS CHAN 1

2666	1107	TA0	K0020	TA0	15163	REGA	DCA	3046	2720
2667	6134	CLEN					CLA CLL	7340	2717
2670	6132	CLLR					CLA CLL	2666	2716
2672	6132	CLLR					TS163	7410	2715
2672	7300	CLA CLL					SKP	7402	2714
2673	6134	CLEN					HLT	7032	2713
2674	6135	CLSA					TS163M	4426	2712
2675	6134	CLEN					JMS I	4430	2711
2676	3094	DCA					JMS I	7650	2710
2677	6135	CLSA					SNA CLA	1112	2707
2700	0112	AND	K0060	TA0			TA0	7041	2706
2701	3053	DCA					CIA	1054	2705
2702	1053	TA0					TA0	5312	2704
2703	7040	SEA CLA					JMP	1054	2703
2704	5312	JMP					SEND	7041	2702
2705	1054	TA0					SEND	5312	2701
2706	7041	CIA					TA0	1054	2700
2707	1112	TA0	K0060	TA0			CIA	7041	2700
2710	7650	SNA CLA					SEND	5312	2677
2712	4426	JMS I					TA0	3094	2676
2713	7032	JMS I					DCA	6135	2675
2714	7402	HLT					AND	0134	2674
2715	7410	SKP					CLSA	6135	2674
2716	2666	TS163					CLSA	0134	2673
2717	7340	CLA CLL					CLEN	6134	2672
2720	3046	DCA					CLA CLL	7300	2672

/SET AC 0791
 /SET ENABLE
 /SET EVENT FLOP
 /SET PREVENT FLOP
 /CLEAR AC
 /CLEAR ENABLES
 /GET STATUS
 /IGNORE OFLO
 /SAVE IT
 /GET STATUS
 /DCA
 /AND
 /CLSA
 /TA0
 /DCA
 /RXED
 /RXED
 /SEA CLA
 /JMP
 /TA0
 /SEND
 /TA0
 /CIA
 /TA0
 /K0060
 /SNA CLA
 /JMS I
 /JMS I
 /TS163M
 /HLT
 /SKP
 /TS163
 /CLA CLL
 /DCA
 /PRESET REGA

/TEST INPUT CHANNEL INTERRUPT CHAN 1

2721	1036	TAD	PNTD	TS164,	/GET RETURN POINTER TO LOGD
2722	3052	DCA	RETURN		/SET UP INTERRUPT RETURN
2723	1112	TAD	K0060		/ENABLE INPUT AND INTERRUPT
2724	6134	CLEN			/ENABLE
2725	6132	CLR			/SIMULATE INPUT CHANNEL ONE
2726	6001	ION			/ENABLE INTERRUPTS
2727	7000	NOP			/WAIT
2730	7410	SKP			/NO INTERRUPT
2731	4430	JMS I	ERROR		/CHECK MONITOR
2732	4426	JMS I	ERROR		/NO INTERRUPT ERROR
2733	7054	TS164M			/MESSAGE POINTER
2734	7402	HLT			/ERROR HALT
2735	7610	SKP CLA			/TO NEXT TEST
2736	2721	TS164			/ISZ LOOP
2737	7340	CLA CLL	CHA		/SET AC=7777
2740	3046	DCA	REGA		/PRESSET REGA
2741	1107	TAD	K0020	TS165,	/CLEAR INTERRUPT ENABLE SET SIMULATE INPUT
2742	6134	CLEN			/ENABLE
2743	7300	CLA CLL			/CLEAR AC
2744	1037	TAD	PNTD		/GET RETURN POINTER TO LOGC
2745	3052	DCA	RETURN		/PUT IT IN INTERRUPT HANDLER
2746	6001	ION			/ENABLE INTERRUPTS
2747	7000	NOP			/WAIT
2750	6002	IOF			/DISABLE INTERRUPTS
2751	6135	CLSA			/CLEAR CLOCK STATUS
2752	4430	JMS I	ERROR		/CHECK MONITOR
2753	4426	JMS I	ERROR		/INTERUPT IN ERROR
2754	7072	TS165M			/MESSAGE POINTER
2755	7402	HLT			/ERROR HALT
2756	7610	SKP CLA			/TO NEXT TEST
2757	2741	TS165			/ISZ LOOP; SCOPE LOOP
2760	7340	CLA CLL	CHA		/SET AC=7777
2761	3046	DCA	REGA		/PRESSET REGA
2762	2047	ISZ	REGB	TS164	/DO THE PAIR OF TESTS 4096 TIMES
2763	5321	JMP			/BACK

/TEST WITH INTERRUPTS DISABLED

2741	1107	TAD	K0020	TS165,	/CLEAR INTERRUPT ENABLE SET SIMULATE INPUT
2742	6134	CLEN			/ENABLE
2743	7300	CLA CLL			/CLEAR AC
2744	1037	TAD	PNTD		/GET RETURN POINTER TO LOGC
2745	3052	DCA	RETURN		/PUT IT IN INTERRUPT HANDLER
2746	6001	ION			/ENABLE INTERRUPTS
2747	7000	NOP			/WAIT
2750	6002	IOF			/DISABLE INTERRUPTS
2751	6135	CLSA			/CLEAR CLOCK STATUS
2752	4430	JMS I	ERROR		/CHECK MONITOR
2753	4426	JMS I	ERROR		/INTERUPT IN ERROR
2754	7072	TS165M			/MESSAGE POINTER
2755	7402	HLT			/ERROR HALT
2756	7610	SKP CLA			/TO NEXT TEST
2757	2741	TS165			/ISZ LOOP
2760	7340	CLA CLL	CHA		/SET AC=7777
2761	3046	DCA	REGA		/PRESSET REGA

/TEST INPUT CHANNEL INTERRUPT CHAN 2

```

2764 1040 TAD PNTG RETURN TO LOGG
2765 3052 DCA RETURN
2766 1104 TAD K0014
2770 6134 CLEN
2771 6001 ION
2772 7000 NOP
2773 7410 SKP
2774 4430 JMS I ERROR
2775 4426 JMS I ERROR
2776 7112 TST66M
2777 7402 HLT
2778 7410 SKP
2779 2764 TST66
2780 7340 CLA CLL CMA
2781 3046 DCA
3003 3046 /PRESSET REGA

```

/TEST WITH INTERRUPTS DISABLED

```

3004 1100 TAD K0004
3005 6134 CLEN
3006 7300 CLA CLL
3007 1041 TAD PNTG
3010 3052 DCA RETURN
3011 6001 ION
3012 7000 NOP
3013 6002 IOF
3014 6135 CLSA
3015 4430 JMS I ERROR
3016 4426 JMS I ERROR
3017 7133 TST67M
3020 7402 HLT
3021 7410 SKP
3022 3004 TST67
3023 7340 CLA CLL CMA
3024 3046 DCA
3025 2047 ISZ REG8
3026 5460 JMP I TST66N

```

```

/SET AC 0981
/ENABLE CHANNEL 2
/CLEAR AC
/GET RETURN POINTER TO LOGG
/PUT IT IN INTERRUPT HANDLER
/ENABLE INTERRUPTS
/WAIT
/DISABLE INTERRUPTS
/CLEAR CLOCK STATUS
/CHECK MONITOR
/INTERRUPT IN ERROR--CLEA EN EVENT 2 INT BAD
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP
/PRESSET REGA
/BACK

```

/TEST INPUT CHANNEL INTERRUPT CHAN 3

```

3027 1042 TAD PNTI
3030 3052 DCA RETURN
3031 1077 TAD K0003
3032 6134 CLEN
3033 6132 CLR CLR
3034 6001 ION
3035 7000 NOP
3036 6002 IOF
3037 7410 SKP
3040 4430 JMS I ERROR
3041 4426 JMS I ERROR
3042 7152 TST69M
3043 7402 HLT
3044 7410 SKP
3045 3027 TST68
3046 7340 CLA CLL CMA
3047 3046 DCA REGA
    
```

```

3050 0075 AND K0003
3051 6134 CLEN
3052 7300 CLA CLL
3053 1043 TAD PNTI
3054 3052 DCA RETURN
3055 6001 ION
3056 7000 NOP
3057 6002 IOF
3060 6135 CLSA
3061 4430 JMS I ERROR
3062 4426 JMS I ERROR
3063 7173 TST69M
3064 7402 HLT
3065 7410 SKP
3066 3050 TST69
3067 7340 CLA CLL CMA
3070 3046 DCA REGA
3071 2047 ISZ REG8
3072 5227 JHP TST68
3073 1151 TAD M0040
3074 3046 DCA
    
```

LOG1,

LOGH,

/TEST WITH INTERRUPTS DISABLED

```

/SET AC 1101
/ENABLE CHANNEL 3
/CLEAR IC
/GET RETURN POINTER TO LOG1
/PUT IT IN INTERRUPT HANDLER
/ENABLE INTERRUPTS
/HAIT
/NO INTERRUPT
/CHECK MONITOR
/NO INTERRUPT
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP
/SET AC=7777
/PRESSET REGA
/BACK
/PRESSET REGA
/DO THIS PAIR OF TESTS 4026 TIMES
/PRESSET REGA IF NEXT TEST IS TO BE EXECUTED
    
```

/TEST OF INPUT CHANNEL 2
/KNOBS OF CHAN1, CHAN2, CHAN3 SET TO LINEFREQ, LEVEL IS DISABLED,

3075	CLSA	TS170,	CLSA	3075
3076	CLA CLL		CLA CLL	3076
3077	CLLR		CLLR	3077
3100	TAD	K0003	TAD	3100
3101	CLFN		CLFN	3101
3102	CLA		CLA	3102
3103	ISZ	REG8	ISZ	3103
3104	SKP		SKP	3104
3105	JMP	.03	JMP	3105
3106	CLSK		CLSK	3106
3107	JMP	.04	JMP	3107
3110	CLSA		CLSA	3110
3111	DCA	RXD0	DCA	3111
3112	DCA	REG8	DCA	3112
3113	TAD	RXD0	TAD	3113
3114	CIA		CIA	3114
3115	TAD	K0002	TAD	3115
3116	SNA CLA		SNA CLA	3116
3117	JMS I	NEROR	JMS I	3117
3120	JMS I	ERROR	JMS I	3120
3121	TS170M		TS170M	3121
3122	HPT		HPT	3122
3123	SKP		SKP	3123
3124	TS170		TS170	3124
3125	TAD	M0040	TAD	3125
3126	DCA		DCA	3126

6135	/CLEAR STATUS
6136	/CLEAR AC
6137	/CLEAR ALL MODES
6138	/SET AC 10, 11=1
6139	/ENABLE CHAN3 INPUT AND INTER,
6140	/CLEAR AC
6141	/INCREMENT TIMER
6142	/NOT DONE YET
6143	/TIMER OUT! ERROR CONDITION
6144	/SKIP ON CLOCK INTER,
6145	/WAIT
6146	/GET CLOCK STATUS
6147	/SAVE I!
6148	/CLEAR COUNT
6149	/RESTORE I!
6150	/ZIS COMPLEMENT
6151	/ADD EVENT 3
6152	/EQUAL?
6153	/CHECK WITH MONITOR
6154	/CHAN 3 EVENT NOT SET, OR PRE-EVENT WAS SET, OR OTHER CHAN UP
6155	/MESSAGE POINTER
6156	/ERROR HALT
6157	/TO NEXT TEST
6158	/ISZ LOOP! SCOPE LOOP
6159	/PRESET REGA

/TEST OF INPUT CHANNEL 2
/TS171, CLSA

3127	6135
3130	7300
3131	CLL
3132	CLL
3133	CLL
3134	CLL
3135	CLL
3136	CLL
3137	CLL
3138	CLL
3139	CLL
3140	CLL
3141	CLL
3142	CLL
3143	CLL
3144	CLL
3145	CLL
3146	CLL
3147	CLL
3148	CLL
3149	CLL
3150	CLL
3151	CLL
3152	CLL
3153	CLL
3154	CLL
3155	CLL
3156	CLL
3157	CLL
3158	CLL
3159	CLL
3160	CLL

3161	CLL
3162	CLL
3163	CLL
3164	CLL
3165	CLL
3166	CLL
3167	CLL
3168	CLL
3169	CLL
3170	CLL
3171	CLL
3172	CLL
3173	CLL
3174	CLL
3175	CLL
3176	CLL
3177	CLL
3178	CLL
3179	CLL
3180	CLL
3181	CLL
3182	CLL
3183	CLL
3184	CLL
3185	CLL
3186	CLL
3187	CLL
3188	CLL
3189	CLL
3190	CLL
3191	CLL
3192	CLL
3193	CLL
3194	CLL
3195	CLL
3196	CLL
3197	CLL
3198	CLL
3199	CLL
3200	CLL

```

/CLEAR STATUS
/CLEAR AC
/ZERO ALL MODES
/ENAB, CHAN, 2 INPUT AND INTERRUPT FLOPS
/ENABLE
/CLEAR AC
/INCREMENT TIMER
/NOT DONE YET
/TIMER OUT? ERROR CONDITION
/CHECK FOR CLOCK INTER,
/WAIT
/GET STATUS
/SAVE IT
/CLEAR COUNT
/RESTORE IT
/2'S COMPLEMENT
/ADD EVENT 2
/EQUAL?
/CHECK MONITOR
/CHAN 2 EVENT NOT SET, OR PRE-EVENT WAS SET, OR OTHER CH 2 UP
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISS LOOP? SCOPE LOOP
/PRESET REGA

```

/TEST OF INPUT CHAN 1

```

3161 CLSA TS172,
6135 CLSA
3162 CLA CLL
3163 CLR
3164 TAD K0060
3165 CLEN
3166 CLA
3167 ISZ REG8
3170 SKP
3171 JMP .+3
3172 CLSK
3173 JMP .+4
3174 CLSA
3175 DCA R5ED
3176 DCA REG8
3177 TAD R5ED
3200 CIA
3201 TAD K0040
3202 SNA CLA
3203 JMS I NERROR
3204 JMS I ERROR
3205 TS172M
3206 HLT
3207 SKP
3210 TS172
3211 CLA CLL CHA
3212 DCA REGA

```

```

/CLEAR STATUS
/CLEAR AC
/CLEAR ALL MODES
/SET AC6,7=1
/ENABLE CHAN 1 INPUT AND INTERRUPT
/CLEAR AC
/INCREMENT TIMER
/NOT DONE YET
/TIMER OUT/ ERROR CONDITION
/CHECK FOR CLOCK INTER,
/WAIT
/GET CLOCK STATUS
/SAVE IT
/CLEAR COUNT
/RESTORE IT
/COMPLEMENT
/ADD INPUT 1
/EQUAL?
/CHECK MONITOR
/CHAN 1 EVENT NOT SET, OR PREVENT WAS SET, OR OTHER CHAN UP
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA

```

/TEST FAST SAMPLE MODE IF BIT 04=0

15173,

OSR

3213 7404
3214 7006
3215 7006
3216 7004
3217 7710
3220 5462
3221 6141
3222 0011
3223 0004
3224 0100
3225 0002
3226 3054
3227 6141
3230 0101
3231 0011
3232 1020
3233 0100
3234 0004
3235 0002
3236 6135
3237 7300
3240 1122
3241 6132
3242 6141
3243 0100
3244 0100
3245 0002
3246 3053
3247 1053
3250 7041
3251 1054
3252 7640
3253 4430
3254 4426
3255 7314
3256 7402
3257 7410
3260 3213
3261 7340
3262 3046

OSR
RTL
RTL
RAL
SPA CLA
JMP I
LINC
CLR
ESF
SAM0
RDP
DCA
SEND
LINC
SAR1
CLR
DAR1
0100
ESF
RDP
DCA
SEND
CLA CLA
TAD
CLR
TAD
DCA
RDXD
CIA
SEND
SEA CLA
JMS I
JMS I
15173M
HLT
SKP
TS173
CLA CLR
DCA
DCA

/IF BICHT SM BIT 2(1)

/SKIP FAST SAM TEST?

/RSM 04=1?

/INDIRECT REF TO 15177

/ENTER LINC MODE

/CLEAR AC

/CLEAR SPEC. IN REG.

/READ KNOB ZERO

/BACK TO PHODE

/TO PAGE 0

/BACK TO LMODE

/READ KNOB 1

/CLEAR AC

/PICK UP AC BIT 03

/ENABLE FAST SAM

/ENTER PDP-8 MODE

/CLEAR CLOCK STATUS

/CLEAR AC

/SET MODE BIT04

/ENABLE COUNT

/ENTER LINC MODE

/FAST SAM SET THEREFORE READ IN KNOB 3

/SHOULD STILL READ KNOB1

/ENTER PDP-8 MODE

/SAVE VALUE

/RESTORE IT

/2'S COMPLEMENT

/COMPARE IT

/CHECK MONITOR

/READING FAST SAM CONVERTED

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISZ LOOP1 SCOPE LOOP

/SET AC=7777

/PRESET REGA FOR NEXT TEST

/TEST FAST SAMPLE WITH MODE 2=1 (CHECK THAT KNOBS 0 & 1 ARE SET PROPERLY)

```
/SET AC 03,05#1  
/MODE 2(1),0(1)  
/SET AC#4000  
/SET BUFR#4000  
/CLEAR AC  
/SET AC 04#1  
/LOAD CTN FROM BUF  
/CLEAR AC  
/CLEAR BUF  
/CLEAR AC  
/CLEAR ALL MODES  
/SET AC 03,05#1  
/SET OVERFLOW MODE 0(1)  
/ENTER LING MODE  
/SAMPLE KNOB 0  
/ENTER PDP-8 MODE  
/STORE  
/RESTORE  
/2IS COMPLEMENT  
/ADD FIRST SAMPLE  
/EQUAL?  
/CHECK MONITOR  
/CONVERSION NOT INITIATED BY OVFLOW  
/MESSAGE POINTER  
/ERROR HALT  
/TO NEXT TEST  
/IS2 LOOP, SCOPE LOOP  
/SET AG#7777  
/REGA FOR NEXT TEST  
/DONE?  
/BACK
```

3263	1123	TS174, TAD	K0500
3264	6132	CLLR	
3265	7330	CLA CLL GNL RAR	
3266	6133	CLAB	
3267	7200	CLA	
3270	1116	TAD	K0200
3271	6134	CLEN	
3272	7200	CLA	
3273	6133	CLAB	
3274	7200	CLA	
3276	6132	CLLR	
3277	6132	CLLR	
3300	6141	LINC	
3301	0100	SAMD	
3302	0002	PDP	
3303	3053	DCA	
3304	1053	TAD	
3305	7041	CIA	
3306	1054	TAD	SEND
3307	7050	SNA CLA	
3310	4430	JMS I	ERROR
3311	4426	JMS I	ERROR
3312	7333	TS174M	
3313	7402	HLT	
3314	7410	SKP	
3315	3203	TS174	
3316	7340	CLA CLL GMA	
3317	3046	DCA	
3320	2047	ISE	
3321	5213	JMP	TS173
3322	1151	TAD	M0040
3323	3047	DCA	REG0

/CHECK THAT MODE @ (0), 1(1), 2(1) DO NOT AFFECT SAMPLE

```

/CLEAR AC
/ZERO ALL MODES
/SET ACC0,05=1
/MODE 1(1),2(1),0(0)
/ENTER LINC MODE
/CLEAR AC
/ZERO SPEC. IN. REG.
/SAMPLE KNOB 0
/PDP
/DCA
/LINC
/TO PHODE
/SAVE KNOB 0
/TO LMODE
/SAMPLE KNOB 1
/PICK UP AC 05
/SET FAST SAM FLOP
/GET MOB 1 SETTING
/ENTER PDP MODE
/STOP
/RECEIVE
/21S COMPLEMENT
/COMPARE
/CHECK MONITOR
/FAST SAM NOT SET
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP1 SCOPE LOOP
/SET AGE=7777
/PRESET REGA FOR NEXT TEST

```

```

3324 7200 CLA
3325 6132 CLR
3326 1120 TAD
3327 6132 CLR
3330 6141 LINC
3331 0011 CLR
3332 0004 EST
3333 0100 SAH0
3334 0002 PDP
3335 3054 DCA
3336 6141 LINC
3337 0101 SAM1
3340 1020 LOAI
3341 0100 0100
3342 0004 EST
3343 0100 FAND
3344 0002 PDP
3345 3053 DGA
3346 1053 TAD
3347 7041 CIA
3350 1054 TAD
3351 7640 SRA CLA
3352 4430 JMS 1
3353 4426 JMS 1
3354 7355 TESTSM
3355 7402 HLT
3356 7410 SKP
3357 3324 TS175
3360 7340 CLA CLR CHA
3361 3046 DCA

```

TS175,

K0300

SEND

SEND

ERROR

DCA

/NOW CHECK FOR INHIBITING OF FAST SAM

/ENTER LINC MODE
 /READ KNOB 0
 /ENTER PDP MODE
 /STORE
 /RESTORE
 /2'S COMPLEMENT
 /COMPARE
 /EQUAL?
 /CHECK MONITOR
 /MODE 2(1),1(2) INHIBIT FAST SAM
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP1 SCOPE LOOP
 /SET AC=7777
 /PRESET REGA FOR NEXT TEST
 /DONE?
 /BACK VIA PAGE 0
 /PRESET REGB

3362	6141	LINC	TS176:
3363	0100	SAMB	
3364	0002	PDP	
3365	3053	DCA	
3366	1093	TAD	
3367	7041	CIA	
3370	1054	TAD	
3371	7690	SNA CLA	
3372	4430	JMS I	
3373	4426	JMS I	
3374	7376	TS176M	
3375	7402	HLT	
3376	7410	SKP	
3377	3362	TS176	
3400	7340	CLA CLL	
3401	3046	DCA	
3402	2047	ISZ	
3403	5461	JMP I	
3404	1151	TAD	
3405	3047	REGB	

/DOES TO PRESET CLEAR OV/LO, ENABLES, RATES AND MODES
/PROGRAMED IO PRESET USED

3406	7200	CL A	TS1777
3407	6132	CL R	
3410	6134	CL N	
3411	1133	TAD	K3000
3412	6132	CL R	
3413	7200	CL A	
3414	1142	TAD	K8000
3415	7001	IAC	
3416	7440	SZA	
3417	5215	JMP	=2

/CLEAR AC
 /CLEAR ALL MODES
 /CLEAR ALL ENABLRS
 /SET AC 01,02=1
 /SET RATE=10KHZ
 /SET AC 00,01=1
 /INCREMENT COUNTER
 /DONE?
 /WAIT LOOP 4.92 MSEC
 /NOW DO IO PRESET CHECK IF RATE BITS 1,2 CLEAR

3420	6141	LINC	
3421	1020	LDAI	
3422	0020	0020	
3423	0004	ESF	
3424	0002	PDP	
3425	6137	CLCA	
3426	3054	DCA	SEND
3427	1142	TAD	K8000
3430	7001	IAC	
3431	7440	SZA	
3432	5230	JMP	=2
3433	6137	CLCA	
3434	7041	CIA	
3435	1054	TAD	SEND
3436	7650	SNA CLA	
3437	4430	JMS I	NERROR
3440	4426	JMS I	ERROR
3441	7423	TS177M	
3442	7402	HLT	
3443	7410	SKP	
3444	3406	TS177	
3445	7340	CLA CL	CHA
3446	3046	DCA	REGA
3447	2047	ISE	REGA
3450	5206	JMP	TS177
3451	1151	TAD	M0040
3452	3047	DCA	REGB

/PRESET REGB
 /PRESET REGA FOR NEXT TEST
 /SET AC=7777
 /ISE LOOP1 SCOPE LOOP
 /TO NEXT TEST
 /ERROR HALT
 /MESSAGE POINTER
 /IO PRESET FAILED TO CLEAR RATE BITS 1 & 2
 /CHECK MONITOR
 /HAS COUNTER CHANGED?
 /COMPARE
 /2'S COMPLEMENT
 /READ COUNTER AGAIN
 /WAIT LOOP 4.92 MSEC
 /DONE?
 /INCREMENT COUNTER
 /SET UP DELAY
 /STORE
 /GET COUNTER
 /ENTER PDP MODE
 /DO IO PRESET
 /PICK UP AC BIT 07
 /ENTER LINC MODE

```

/ NOW ENABLE RATE BIT 0
/
3453 7200 CLA TST79,
3454 6132 CLR CLR
3455 6134 CLR CLEN
3456 1135 TAD TAD K4000
3457 6132 CLR CLR
3460 7200 CLA CLA
3461 7001 IAC IAC
3462 7440 SZA SZA
3463 5261 JMP JMP =2
/
3464 6141 LINC LINC
3465 1020 LDAI LDAI
3466 0020 0020
3467 0004 ESP ESP
3470 0002 PDP PDP
3471 6137 CLCA CLCA
3472 3054 DCA DCA SEND
3473 7001 IAC IAC
3474 7440 SZA SZA
3475 5273 JMP JMP =2
3476 6137 CLCA CLCA
3477 7041 CIA CIA
3478 1054 TAD TAD SEND
3479 7650 SNA CLA SNA CLA
3480 4430 JMS I NEOROR
3481 4426 JMS I ERROR
3482 7457 TST79M
3483 7402 HLT HLT
3484 7410 SKP SKP
3485 3453 TST79 CLA CLC CHA
3486 7340 DCA DCA REGA
3487 2047 ISZ ISZ REGB
3488 1819N JMP I TST79N REGA
3489 3046 DCA DCA
3490 3046 REGA REGA
3491 3046 REGA REGA
3492 2047 ISZ ISZ
3493 5463 JMP I TST79N
3494 3046 DCA DCA

```

```

/ ENTER LINC MODE
/ PICK UP AC 27
/ DO IO PRESET
/ ENTER PDP MODE
/ READ COUNTER
/ STORE
/ INCREMENT COUNTER
/ DONE?
/ WAIT 16 MSEC
/ READ COUNTER AGAIN
/ 2'S COMPLEMENT
/ COMPARE
/ COUNTER STILL THE SAME
/ CHECK MONITOR
/ RATE BIT 0 SET AFTER IO PRESET
/ MESSAGE POINTER
/ ERROR HALT
/ TO NEXT TEST
/ ISZ LOOP1 SCOPE LOOP
/ SET AC=7777
/ PRESET REGA
/ LOOP BACK
/ BACK VIA PAGE 0
/ CLEAR REGA IF EXECUTING NEXT TEST

```

```

/ NOW DO IO PRESET AND SEE IF BIT 0 CLEARED
/
/ WAIT LOOP 16 MSEC
/ DONE?
/ INCREMENT COUNTER
/ SET RATE=1KHZ
/ SET AC 0001
/ CLEAR ENABLES
/ CLEAR ALL MODES
/ CLEAR AC

```

/DOES OVERFLOW AND OVFL0 INT, FLOP /CLEAR WITH 10 PRESET

3515	7200	CLA	TST01,
3516	6132	CLR	
3517	1114	TAD	
3520	6132	CLR	K0100
3521	6135	CLSA	
3522	7200	CLA	
3523	1135	TAD	K4000
3524	6133	CLAB	
3525	7200	CLA	
3526	1116	TAD	K0200
3527	6134	CLEN	
3530	7200	CLA	
3531	6133	CLAB	
3532	6132	CLR	
3533	1114	TAD	K0100
3534	6132	CLR	
3535	6141	LINC	
3536	1020	LDAI	
3537	0020	0020	
3540	0004	ESF	
3541	0002	PDP	
3542	6135	CLSA	
3543	7700	SMA CLA	
3544	4430	JMS I	ERROR
3545	4426	JMS I	ERROR
3546	7511	TST01M	
3547	7402	HLT	
3550	7410	SKP	
3551	3515	TST01	

/CLEAR AC	
/CLEAR ALL MODES	
/SET MODE 2(1)	
/CLEAR STATUS	
/SET BUF TO 4800	
/LOAD COUNTER	
/ZERO BUF	
/CLEAR ALL MODES	
/GEN "CLR CNT"	
/ENTER LINC MODE	
/SO IO PRESET	
/ENTER PDP MODE	
/GET STATUS	
/CHECK MONITOR	
/OVFL0 STILL SET AFTER IO PRESET	
/MESSAGE POINTER	
/ERROR HALT	
/TO NEXT TEST	
/ISE LOOP1 SCOPE LOOP	

```

/TEST OVFLD INT ENABLE
/
3552 7200 CLA T5182,
3553 1114 TAD K0100
3554 6132 CLR K0100
3555 6135 CLSA
3556 7200 CLA
3557 1135 TAD K4000
3560 6133 CLAB
3561 7200 CLA
3562 1116 TAD K0200
3563 6134 CLN K0200
3564 7200 CLA
3565 1114 TAD K0100
3566 6134 CLN
3567 6141 LINC
3570 1020 LDAl
3571 0020 0020
3572 0004 EST
3573 0002 PDP
3574 7200 CLA
3575 6132 CLR
3576 1114 TAD K0100
3577 6132 CLR
3600 6131 CLSK
3601 4430 JMS I ERROR
3602 4426 JMS I ERROR
3603 7534 T5182M
3604 7402 HLT
3605 7010 SKP CLA
3552 3606 T5182

```

```

/CLEAR AC
/SET MODE 2(1)
/CLEAR STATUS
/SET BUF PRESET REG,
/LOAD CNT WITH 4000
/SET INT,
/ENTER LINE MODE
/DO IO PRESET
/ENTER PDP MODE
/CLEAR ALL MODES
/GEN,
/CHECK MONITOR
/OVFLD INTER, SET AFTER I/O PRESET
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP

```

/DOES IO PRESET CLEAR INPUT ENABLE FLOPS

3607	7200	CLA	T5183,
3610	6132	CLR	
3611	1113	TAD	
3612	6134	CLEN	K8077
3613	6141	LINC	
3614	1020	LDAI	
3615	0020	0020	
3616	0004	ESP	
3617	0002	PDP	
3620	6135	CLSA	
3621	7200	CLA	
3622	1113	TAD	
3623	6132	CLLR	K8077
3624	7200	CLA	
3625	6135	CLSA	
3626	0134	AND	K3777
3627	7650	SNA CLA	
3630	4430	JMS I	NEROR
3631	4426	JMS I	ERROR
3632	4335	T5183M	
3633	7402	HLT	
3634	7610	SXP CLA	
3635	3607	T5183	

/CLEAR ALL MODES

/ENABLE INPUTS TO ALL CHAN

/ENTER LINC MODE

/DO IO PRESET

/ENTER PDP MODE

/CLEAR STATUS

/SIMULATE INPUTS ON ALL CHAN

/GET STATUS

/IGNORE OFLO

/CHECK MONITOR

/STATUS NOT ZERO I/O PRESET FAILED

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISE LOOP I SCOPE LOOP

/DOES IO PRESET CLEAR MODE 2

3636	CLAB	TS104,	CLAB	6133
3637	CLLR		CLLR	6132
3640	TAD		TAD	1114
3641	CLLR		CLLR	6132
3642	LINC		LINC	6141
3643	LDAI		LDAI	1020
3644	0020		0020	0020
3645	0004		0004	0004
3646	0002		0002	0002
3647	CLLA		CLLA	7200
3650	TAD	K3555	TAD	1141
3651	CLAB		CLAB	6133
3652	CLLA		CLLA	7200
3653	TAD	K0200	TAD	1116
3654	CLEN		CLEN	6134
3655	CLCA		CLCA	6137
3656	SMA CLA		SMA CLA	7100
3657	JMS I	ERROR	JMS I	4430
3660	JMS I	ERROR	JMS I	4426
3661	TS104M		TS104M	4357
3662	HLT		HLT	7402
3663	SKP CLA		SKP CLA	7610
3664	TS104		TS104	3636
3665	CLA CLL	CH	CLA CLL	7340
3666	DCA	REGA	DCA	3046

/CLEAR MODES

/SET MODE 2(1) - CLR CNT

/ENTER LINC MODE

/DO IO PRESET

/ENTER PDP MODE

/LOAD BUF WITH 5555

/GEN LOAD CNT

/LOAD CNT TO AG

/CHECK MONITOR

/MODE 2 NOT CLEARED BY I/O PRESET

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISZ LOOP1 SCOPE LOOP

/SET AG = 7777

/PRESET REGA

/DOES TO PRESET CLEAR MODE 0

```

3667 7004 LAS, LST05,
3670 7006 RTL
3671 7006 RTL
3672 7710 SPA CLA
3673 5354 JMP
3674 7200 CLA
3675 6132 CLR
3676 6141 LINC
3677 0100 SAM0
3700 0002 POP
3701 3054 DCA
3702 6141 LINC
3703 0101 SAM1
3704 0002 POP
3705 7200 CLA
3706 1122 TAD
3707 6132 CLR
3710 6141 LINC
3711 1020 LDAI
3712 0020 ESP
3713 0004 ESP
3714 1020 LDAI
3715 0100 ESP
3716 0004 ESP
3717 0100 SAM0
3720 0002 POP
3721 7041 CIA
3722 1050 TAD
3723 7640 SEA CLA
3724 4430 JMS I
3725 4426 JMS I
3726 4403 LST05M
3727 7402 HLT
3730 7410 SKP
3731 3667 LST05
3732 7340 CLA CLL CMA
3733 3040 DCA
3670 7006 RTL
3671 7006 RTL
3672 7710 SPA CLA
3673 5354 JMP
3674 7200 CLA
3675 6132 CLR
3676 6141 LINC
3677 0100 SAM0
3700 0002 POP
3701 3054 DCA
3702 6141 LINC
3703 0101 SAM1
3704 0002 POP
3705 7200 CLA
3706 1122 TAD
3707 6132 CLR
3710 6141 LINC
3711 1020 LDAI
3712 0020 ESP
3713 0004 ESP
3714 1020 LDAI
3715 0100 ESP
3716 0004 ESP
3717 0100 SAM0
3720 0002 POP
3721 7041 CIA
3722 1050 TAD
3723 7640 SEA CLA
3724 4430 JMS I
3725 4426 JMS I
3726 4403 LST05M
3727 7402 HLT
3730 7410 SKP
3731 3667 LST05
3732 7340 CLA CLL CMA
3733 3040 DCA
    
```

```

/IF RIGHT SW BIT 4(1)
/SKIP FAST SAM TEST
/CLEAR ALL MODES
/ENTER LINC MODE
/READ KNOB 0
/READ KNOB 1
/ENTER POP MODE
/SET MODE 0(1)
/ENTER LINC MODE
/DO 10 PRESET
/ENABLE FAST SAM
/READ KNOB 1-FAST 9, MODE
/ENTER POP MODE
/CHECK MONITOR
/FAST SAM NOT SET
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TAPE
/ISE LOOP/ SCOPE LOOP
/SET AC = 7777
/PRESET REGA
    
```

/NOW CHECK FOR MODE 0 CLEARED

```

3734 6141 LINC 1S186,
3735 0100 SAM0
3736 0002 POP
3737 7041 CIA
3740 1054 TAD
3741 7050 SNA CLA
3742 4430 JMS I NERROR
3743 4426 JMS I ERROR
3744 4430 T8186H
3745 7402 HLT
3746 7410 SKP
3747 3734 T8186
3750 7340 CLA CLL CMA
3751 3046 DCA
3752 2047 ISZ
3753 5267 JMP
/RESET ANYTHING LEFT HANGING
3754 1107 TAD K0020
3755 6141 LINC
3756 0004 ESF
3757 0002 POP
3760 7200 CLA
3761 1191 TAD
3762 3046 DCA
/RESET REGA PRIOR TO NEXT TEST
3754 1107 TAD K0020
3755 6141 LINC
3756 0004 ESF
3757 0002 POP
3760 7200 CLA
3761 1191 TAD
3762 3046 DCA
/PICK UP AC BIT 07
/TO LMODE
/DO IO PRESET
/TO PHODE
/CLEAR THE AC
/PRESET REGA PRIOR TO NEXT TEST

```

```

/ENTER LINC MODE
/READ KNOB 0
/ENTER POP MODE
/ENTER LINC MODE
/MODE 0 NOT CLEARED
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC = 7777
/PRESET REGA
/LOOP BACK

```

/DOES MODE 1(1) WORK CHAN 1

```

3763 3764 6132 CLR CLR
3765 3765 6133 CLAB
3766 3766 4445 JMS I
3767 3767 3054 DCA
3770 3770 1054 TAD
3771 3771 6133 CLAB
3772 3772 7200 CLA
3773 3773 1114 TAD
3774 3774 6132 CLR CLR
3775 3775 6135 CLSA
3776 3776 7200 CLA
3777 3777 1116 TAD
4000 4000 6134 CLN CLN
4001 4001 6132 CLR CLR
4002 4002 7200 CLA
4003 4003 6133 CLAB
4004 4004 1112 TAD
4005 4005 6134 CLN CLN
4006 4006 2047 ISZ
4007 4007 7410 SKP
4010 4010 5213 JMP
4011 4011 6131 CLSK
4012 4012 5206 JMP
4013 4013 6135 CLSA
4014 4014 7200 CLA
4015 4015 3047 DCA
4016 4016 6136 CLBA
4017 4017 7041 CIA
4020 4020 1054 TAD
4021 4021 7650 SNA CLA
4022 4022 4430 JMS I
4023 4023 4426 JMS I
4024 4024 4450 TSTB7M
4025 4025 7402 HLT
4026 4026 7410 SKP
4027 4027 0763 TSTB7
4030 4030 1151 TAD
4031 4031 3046 DCA
3763 3764 6132 CLR CLR
3765 3765 6133 CLAB
3766 3766 4445 JMS I
3767 3767 3054 DCA
3770 3770 1054 TAD
3771 3771 6133 CLAB
3772 3772 7200 CLA
3773 3773 1114 TAD
3774 3774 6132 CLR CLR
3775 3775 6135 CLSA
3776 3776 7200 CLA
3777 3777 1116 TAD
4000 4000 6134 CLN CLN
4001 4001 6132 CLR CLR
4002 4002 7200 CLA
4003 4003 6133 CLAB
4004 4004 1112 TAD
4005 4005 6134 CLN CLN
4006 4006 2047 ISZ
4007 4007 7410 SKP
4010 4010 5213 JMP
4011 4011 6131 CLSK
4012 4012 5206 JMP
4013 4013 6135 CLSA
4014 4014 7200 CLA
4015 4015 3047 DCA
4016 4016 6136 CLBA
4017 4017 7041 CIA
4020 4020 1054 TAD
4021 4021 7650 SNA CLA
4022 4022 4430 JMS I
4023 4023 4426 JMS I
4024 4024 4450 TSTB7M
4025 4025 7402 HLT
4026 4026 7410 SKP
4027 4027 0763 TSTB7
4030 4030 1151 TAD
4031 4031 3046 DCA
/CLR ALL MODES
/CLR BUF
/GET RANDOM NUM
/SEND RANDOM NUM TO BUF
K0100
/GEN "CLR CNT"
/CLR CLOCK STATUS
K0200
/GEN LOAD CNT
/SET MODE BIT 1(1)
/CLR BUFFER
K0060
/ENABLE INPT 1 AND INT CHAN
/INCREMENT TIMER
/NOT DONE YET
/TIME OUT
/CLK ON CLOCK INT
/CLR STATUS
/CLR REGS
/GET BUFFER
/COMPARE
/CHK MONITOR
/CHAN 1 INPUT FAILED TO CAUSE CNT TO BUF - TRANSFER
/MSG PTR
/ERR HALT
/TO NEXT TEST
/ISZ LOOP1 SCORE LOOP

```

/DOES MODE 1 (1) WORK CHAN 2

4032	CLEN	TS188,	4032
4033	CLSA		6135
4034	CLA		7200
4035	CLAB		6133
4036	TAD		1104
4037	CLEN		6134
4040	ISE		2047
4041	SKP		7410
4042	JMP	'*3	5245
4043	CLSK		6131
4044	JMP	'*4	5240
4045	CLSA		6135
4046	CLA		7200
4047	DCA		3047
4050	CLBA		6136
4051	CIA		7041
4052	TAD		1054
4053	SNA CLA		7650
4054	JMS I	ERROR	4430
4055	JMS I	ERROR	4426
4056	TS190M		4476
4057	HLT		7402
4060	SKP		7410
4061	TS188		4032
4062	TAD		1151
4063	DCA		3046

/CLEAR ENABLES
 /CLEAR CLOCK STATUS
 /CLEAR BUFFER
 /ENABLE CHAN 2 INPUT AND INT
 /INCREMENT TIMER
 /NOT DONE YET
 /TIME OUT
 /SKP ON CLOCK INT
 /CLEAR STATUS
 /CLEAR REG8
 /GET BUFFER
 /COMPARE
 /CHECK MONITOR
 /CHANG INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISE LOOP1 SCOPE LOOP

/DOES MODE 1 (1) WORK CHAN 3

```

4864 6134 CLEN TS189, CLEN
4865 6135 CLSA
4866 7200 CLA
4867 6133 CLAB
4870 1077 TAD K003
4871 6134 CLEN
4872 2047 ISZ REG8
4873 7410 SKP
4874 5277 JMP *3
4875 6131 CLSK
4876 5272 JMP *4
4877 6135 CLSA
4878 7200 CLA
4879 3047 DCA REG8
4880 6136 CLBA
4881 7041 CIA
4882 1054 TAD SEND
4883 7650 SNA CLA
4884 4430 JMS I ERROR
4885 4426 JMS I ERROR
4886 4524 TS189M
4887 7402 HLT
4888 7410 SKP
4889 4064 TS189
4890 7340 CLA CLL GMA
4891 3046 DCA REGA
4892 1151 TAD M0040
4893 3047 DCA REG8
4864 6134 CLEN
4865 6135 CLSA
4866 7200 CLA
4867 6133 CLAB
4870 1077 TAD
4871 6134 CLEN
4872 2047 ISZ
4873 7410 SKP
4874 5277 JMP
4875 6131 CLSK
4876 5272 JMP
4877 6135 CLSA
4878 7200 CLA
4879 3047 DCA
4880 6136 CLBA
4881 7041 CIA
4882 1054 TAD
4883 7650 SNA CLA
4884 4430 JMS I
4885 4426 JMS I
4886 4524 TS189M
4887 7402 HLT
4888 7410 SKP
4889 4064 TS189
4890 7340 CLA CLL
4891 3046 DCA
4892 1151 TAD
4893 3047 DCA

```

```

/CLEAR ENABLE
/CLEAR STATUS
/CLEAR BUFFER
/ENABLES CHAN 3 INPUT AND INT
/INCREMENT TIMER
/NOT DONE YET
/TIME OUT
/SKIP ON CK INT
/CLEAR CLOCK STATUS
/CLEAR REG8
/GET BUF
/COMPARE
/CHECK MONITOR
/CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA
/PRESET REG8

```

/TEST MODE 1(1) AND MODE 2(1) CHAN 1

4120	6134	CLEN	TS190	/CLEARS ENABLES
4121	1120	TAD	K0300	
4122	1127	TAD	K1000	
4123	6132	CLR		/START CNT RATE=400KHZ = MODE 1(1) AND 2(1)
4124	7200	CLA		
4125	1120	TAD	K0300	
4126	6132	CLR		
4127	6137	CLCA		/STOP CNT = MODE 1(1) AND 2(1)
4130	3054	DCA		/STORE
4131	6135	CLSA		
4132	7200	CLA		
4133	6133	CLAB		
4134	1112	TAD	K0060	/CLEAR BUF
4135	6134	CLCN		
4136	2051	ISZ		
4137	7410	SKP		
4140	5343	JMP		
4141	6131	CLSK		
4142	5336	JMP		
4143	6135	CLSA		/CLEAR CLOCK STATUS
4144	7200	CLA		
4145	3051	DCA		/CLEAR TIMER
4146	6136	CLBA		/GET BUF
4147	7041	CIA		/COMPARE
4150	1054	TAD		
4151	7650	SNA CLA		
4152	4430	JMS I	ERROR	
4153	4426	JMS I	ERROR	
4154	4552	TS190H		
4155	7402	HLT		
4156	7410	SKP		
4157	4120	TS190		
4160	7340	CLA CLL	CMA	
4161	3046	DCA	REGA	

/CHECK MONITOR
 /CHAN1 FAILED TO CAUSE CNT TO BUF TRANSFER
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP1 SCOPE LOOP

/TEST MODE 1 (1) AND MODE 2 (1) CHAN 2

4162	CLEN	TS191,	CLEN	/CLEARS ENABLES
4163	CLSA		CLSA	/CLEAR STATUS
4164	7200		CLA	
4165	6133		CLAB	/CLEA BUF
4166	1104		TAD	
4167	6134		CLEN	/ENABLE CHAN 2 INPUT AND INT
4170	2051		ISZ	/INCREMENT TIMER
4171	7410		SKP	/NOT DONE YET
4172	5375		JMP	/TIME OUT
4173	6131		CLSK	/SKP ON CLOCK INT
4174	5370		JMP	
4175	6135		CLSA	/CLEAR STATUS
4176	7200		CLA	
4177	3051		DCA	/CLEAR REGT
4200	7000		NOP	
4201	6136		CLBA	/GET BUF
4202	7041		GIA	
4203	1054		TAD	SEND
4204	7650		SNA	CLA
4205	4430		JMS	I
4206	4426		JMS	I
4207	4600		TS191M	ERROR
4210	7402		HLT	
4211	7610		SKP	CLA
4212	4162		TS191	
4213	7340		CLA	CLL
4214	3046		DCA	REGA

/PRESET REGA

/CHECK MONITOR
/CHAN 2 INPUT FAILED TO CAUSE GNT TO BUF TRANSFER

/COMPARE

/GET BUF

/CLEAR REGT

/CLEAR STATUS

/SKP ON CLOCK INT

/TIME OUT

/NOT DONE YET

/INCREMENT TIMER

/ENABLE CHAN 2 INPUT AND INT

/CLEAR STATUS

/CLEA BUF

/TEST MODE 1 (1) AND MODE 2 (1) CHAN 3

4215	CLEN	1922,	CLEN	6134
4216	CLSA		CLSA	6135
4217	CLA		CLA	7200
4220	CLAB		CLAB	6133
4221	TAD		TAD	1077
4222	CLEN		CLEN	6134
4223	ISE		ISE	2051
4224	SKP		SKP	7410
4225	JMP	.03	JMP	5230
4226	CLSK		CLSK	6131
4227	JMP	.04	JMP	5223
4230	CLSA		CLSA	6135
4231	CLA		CLA	7200
4232	DCA		DCA	3051
4233	NOP		NOP	7000
4234	CLBA		CLBA	6136
4235	CIA		CIA	7041
4236	TAD		TAD	1054
4237	SNA	CLA	SNA	7630
4240	JMS	I	JMS	4530
4241	JMS	I	JMS	4426
4242	T92M		T92M	4026
4243	HLT		HLT	7402
4244	SKP		SKP	7410
4245	T92		T92	4215
4246	CLA	CLL	CLA	7340
4247	DCA		DCA	3046

4215	/CLEAR ENABLES
4216	/CLEAR BUF
4217	/ENABLES CHAN3 INPUT AND INT
4218	/INCREMENT TIMER
4219	/NOT DONE YET
4220	/TIME OUT
4221	/SKP ON CLOCK INT
4222	/CLEAR CLOCK STATUS
4223	/CLEAR REGT
4224	/GET BUF
4225	/COMPARE
4226	/CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4227	/MESSAGE POINTER
4228	/ERROR HALT
4229	/TO NEXT TEST
4230	/ISE LOOP/ SCOPE LOOP
4231	/SET AC = 7777
4232	/PRESET REGA

/CHECK THAT CHAN 3 CLEARED COUNTER FROM TEST 92

```

4250 6137 CLCA TST93, /GET CNT
4251 3053 DCA RXED
4252 1053 TAD RXED
4253 7650 SNA CLA
4254 4430 JMS I NERROR
4255 4426 JMS I NERROR
4256 4654 TST93M
4257 7402 HLT
4260 7410 SKP
4261 4250 TST93
4262 7340 CLA CLL CHA
4263 3046 DCA REGA
4264 2047 ISZ REGB
4265 5464 JMP I TST90N
4266 1351 TAD M0040
4267 3046 DCA REGA
    
```

/CHECK THAT DIFLO ALWAYS TRANSFERS BUFFER TO COUNTER ON MODE 2(1)

```

4270 1071 TAD KPRE TST94, /GET PRESET
4271 6133 CLA8
4272 7200 CLA
4273 1073 TAD KRATE
4274 6132 CLLR
4275 7200 CLA
4276 1072 TAD KENA
4277 6134 CLEN
4280 6131 CLSK
4281 5300 JMP
4282 2051 ISZ REGT
4283 5302 JMP
4284 7200 CLA
4285 6132 CLLR
4286 6134 CLEN
4287 6135 CLSA
4288 6137 CLCA
4289 7440 SZA
4290 7710 SPA CLA
4291 4430 JMS I NERROR
4292 4426 JMS I NERROR
4293 4702 TST94M
4294 7402 HLT
4295 7410 SKP
4296 4270 TST94
    
```

/GET THE COUNTER

/@ IS OK

/COUNTER SHOULD NEVER GO POSITIVE

/ECC EM12=00033 IS EITHER NOT INSTALLED OR NOT WORKING

/WAIT FOR ANOTHER OVERFLOW

/22 MSEC DELAY

/WAIT FOR INTERRUPT

/INTERRUPT ON OVERFLOW

/GET ENABLES

/START CLOCK

/GET RATE

/PRESET BUFFER

/GET PRESET

/ALERT OPERATOR OF PASS COMPLETION
/SUPPRESS PRINTOUT IF RSM 06 = 1

4321	2032	ISB	PASS	/INCREMENT PASS
4322	7000	NOB		/DON'T SKIP
4323	7004	LAS		/READ SWITCHES
4324	0111	AND	K0040	/PICK OUT RSM 06
4325	7640	SEA CLA		/SET?
4326	5176	JMP	176	/YES, NO PRINTOUT
4327	1044	TAD	PNTJ	/GET POINTER
4328	3426	DCA I	ERROR	/CHECK MONITOR
4329	5431	JMP I	OUTPAS	/GO TYPE ALARM
4330	4741	LOCJ,	TS195H	/MESSAGE POINTER

/RETURN TO LOC 176 FROM ASCII TYPEOUT (MONITOR WILL HANDLE LINK)

*5000 5000

/NON ERROR MONITOR DETERMINES IF OPERATOR WANTS TO LOOP ON NONFAILING TEST
ERRORS, 0

5000	0000	CLA CLP IAC RPL	ERRORS	0	0000
5001	7307	CLA CLP IAC RPL	ERRORS	0	0000
5002	1200	TAD	ERRORS		0000
5003	3200	DCA	ERRORS		0000
5004	1000	TAD I	ERRORS		0000
5005	3220	DCA	ERRORS		0000
5006	2046	ISZ	ERRORS		0000
5007	5020	JMP I	ERRORS		0000
5010	7004	LAS	ERRORS		0000
5011	0122	AND	K0400		0000
5012	7040	SEA CLA	ERRORS		0000
5013	5020	JMP I	ERRORS		0000
5014	7040	CMA	ERRORS		0000
5015	1200	TAD	ERRORS		0000
5016	3200	DCA	ERRORS		0000
5017	5000	JMP I	ERRORS		0000
/ERROR PROCESSOR, SCOPE LOOP, HALT, PRINT					
0000	0000	ERRORS, 0			
5020	0000	ERRORS, 0			
5021	7004	LAS	ERRORS		0000
5022	7004	RAL	ERRORS		0000
5023	7000	SMA CLA	ERRORS		0000
5024	5021	JMP	ASCII		0000
5025	4421	JMS I	BELL		0000
5026	1020	TAD	ERRORS	ASCRXT,	0000
5027	7041	CIA	ERRORS		0000
5028	3027	DCA	ERRORS		0000
5031	2220	ISZ	ERRORS		0000
5032	7004	LAS	ERRORS		0000
5033	7100	SMA CLA	ERRORS		0000
5034	7402	HLT	ERRORS		0000
5035	2220	ISZ	ERRORS		0000
5036	2220	ISZ	ERRORS		0000
5037	1020	TAD I	ERRORS		0000
5040	3200	DCA	ERRORS		0000
5041	7004	LAS	ERRORS		0000
5042	7006	RPL	ERRORS		0000
5043	7710	SPA CLA	ERRORS		0000
5044	5000	JMP I	ERRORS		0000
5045	7040	CMA	ERRORS		0000
5046	1220	TAD	ERRORS		0000
5047	3220	DCA	ERRORS		0000
5050	5020	JMP I	ERRORS		0000

/RETURN ADDRESS
/SET AC = 4
/GET RETURN ADDRESS
/UPDATE RETURN ADDRESS
/GET SCOPE LOOP ADDRESS
/STORE I
/UPDATE DATA
/EXIT
/READ SWITCHES
/SAVE SR3
/TEST AND CLEAR
/LOOPING
/GET AC=1
/ADD NERORS
/STORE IN NERORS
/JUMP INDIRECT LOOP
/RETURN ADDRESS STORAGE
/RETURN ADDRESS STORAGE
/READ SWITCHES
/MOVE SR1 INTO AC00
/IS I SET
/NO TYPE A MESSAGE
/RING THE BELL
/GET CURRENT ERROR ADDRESS
/INVERT I
/STORE IN LAST ERROR
/YES INDEX ESCAPE
/READ SWITCHES
/IS SR0 SET
/NO, ERROR HALT
/YES INDEX ESCAPE TO JUMP OUT
/INDEX ERRORS TO SCOPE MODE
/GET SCOPE ADDRESS
/STORE IN TYPE
/READ SWITCHES
/MOVE SR02 TO AC0
/IS SCOPE MODE SELECTED
/YES CONTINUE IN SCOPE LOOP
/NO SET AC=7777 (=1)
/SUBTRACT ONE FROM ERRORS
/STORE SELECTED ADDRESS
/EXIT TO NEXT TEST

```

/SET S(AC)=1
/GET MESSAGE ADDRESS STORAGE
/STORE IT IN AUTO INDEX REGISTER
/GET RETURN ADDRESS
/SUBTRACT LAST ERROR ADDRESS
/TEST
/SAME GO TYPE DATA
/GET FIRST CHARACTER
/SAVE IT
/GET IT
/NUMBER=EXIT,
/INVERT IT
/NUMBER=EXITA
/TYPE OUT DATA ROUTINE
/CHANGE IT BACK
/SHAP AC TO THE RIGHT
/MOVE
/MOVE
/TYPE IT
/GET IT AGAIN
/TYPE IT
/MUST BE MORE WORDS THAT NEED TYPING
/SAVE SIGNIFICANT PART
/STORE WORD
/FETCH IT
/TEST FOR 00 CRLF CODE
/YES IT WAS
/NO TYPE IT
/SUBTRACT 40
/TEST POLARITY
/ADD 440
/ADD 240
/TYPE
/EXIT

```

```

5051 7240 CLA CMA
5052 1620 TAD I
5053 3010 DCA
5054 1220 TAD
5055 1027 TAD
5056 7650 SNA CLA
5057 5363 JMP
5060 1410 TAD I
5061 3200 DCA
5062 1200 TAD
5063 7450 SNA
5064 5226 JMP
5065 7040 CMA
5066 7450 SNA
5067 5315 JMP
5070 7040 CMA
5071 7112 RTR CLL
5072 7012 RTR
5073 7012 RTR
5074 4300 JMS
5075 1200 TAD
5076 4300 JMS
5077 5260 JMP
5120 0000 TYPECH, 0
5101 0113 AND
5102 3036 DCA
5103 1056 TAD
5104 7650 SNA CLA
5105 4354 JMS
5106 1056 TAD
5107 1151 TAD
5110 7510 SPA
5111 1114 TAD
5112 1117 TAD
5113 4465 JMS I
5114 5700 JMP I

```

```

5115 1410 DATUM, TAD I PINT
5116 3200 DCA NERROS
5117 1200 TAD NERROS
5120 7650 SNA CLA
5121 5226 JMP ASGRXT
5122 1200 TAD NERROS
5123 1200 TAD NERROS
5124 7650 SNA CLA
5125 5176 JMP 176
5126 1600 TAD I NERROS
5127 4333 JMS OCTYP
5130 1117 TAD K340
5131 4665 JMS I TYPE
5132 5015 JMP DATUM
5133 0000 DCA 0
5134 3300 DCA TYPECH
5135 1143 TAD K774
5136 3056 DCA SPACE
5137 1130 TAD K1026
5140 3554 DCA CRLF
5141 1300 TAD TYPECH
5142 7004 RAL DCA
5143 3300 DCA TYPECH
5144 1354 TAD CRLF
5145 7004 RAL DCA
5146 7420 SNL
5147 5340 JMP REDO
5150 4665 JMS I TYPE
5151 2056 ISZ SPACE
5152 5337 JMP HERE
5153 5733 JMP I OCTYP
5154 0000 DCA 0
5155 1374 TAD K0215
5156 4665 JMS I TYPE
5157 1375 TAD K0212
5160 4665 JMS I TYPE
5161 1115 TAD K0177
5162 5754 JMP I CRLF
5163 1410 TAD I PINT
5164 7450 SNA
5165 5226 JMP ASGRXT
5166 7040 CMA SNA
5167 7640 SZA CLA
5170 5363 JMP DATYP
5171 4354 JMS CRLF
5172 7300 CLA CLL
5173 5315 JMP DATUM
5174 1215 K0215,
5175 0212 K0212,

```

```

/EXIT
/RETURN ADDRESS STORAGE
/GET CR
/TYPE IT
/GET LF
/TYPE IT
/SET TO RUBOUT
/EXIT
/GET A TERM OFF OF TYPE LIST
/END OF LIST?
/YES EXIT
/INVERT
/BEGINNING OF DATA
/NO
/YES OK RETURN THE TTY CARRIAGE AND LINE FEED
/CLEAR AC AND LINK
/GO TYPE THE DATA

```

```

/GET ADDRESS OF REGISTER
/STORE IN TEMP
/GET TEMP
/TEST FOR EXIT
/EQUALS 0000 EXIT
/GET TEMP
/SS?
/TEST
/SPECIAL RESTART
/GET DATA
/TYPE IT
/SPACE
/TYPE IT
/RETURN ADDRESS STORAGE
/STORE DATA TO BE PRINTED
/SET UP TALLY
/SET IT
/GET FLAG NUMBER
/STORE

```

/RING THE BELL

/RANDOM NUMBER GENERATOR

/CLEAR FLAG

/RESET PASS COUNTER

5200	*5200	BELLS,	0	LAS
5201	7604	0	LAS	
5202	0114	AND	0114	K0100
5203	7640	SEA	CLA	
5204	5600	JMP	I	BELLS
5205	1101	TAD		K0007
5206	4465	JMS	I	TYPE
5207	5600	JMP	I	BELLS
5210	0000	0		
5211	1240	TAD		RNA
5212	1241	TAD		RNB
5213	1242	TAD		RNC
5214	1140	TAD		K5252
5215	3240	DCA		RNA
5216	7004	RAL		RNA
5217	1240	TAD		RNA
5220	1241	TAD		RNB
5221	1242	TAD		RNC
5222	1140	TAD		K5252
5223	3241	DCA		RNB
5224	7004	RAL		RNA
5225	1240	TAD		RNA
5226	1241	TAD		RNB
5227	1242	TAD		RNC
5230	1140	TAD		K5252
5231	3242	DCA		RNC
5232	7004	RAL		RNA
5233	1240	TAD		RNA
5234	3240	DCA		RNA
5235	1241	TAD		RNB
5236	1242	TAD		RNC
5237	5610	JMP	I	RANDY
5240	7601	RNA,		7601
5241	3542	RNB,		3542
5242	3755	RNC,		3755
5243	0000	TPOUT,	0	
5244	6046	TLS		
5245	6041	TSP		
5246	5245	JMP		.-1
5247	6042	TCP		
5250	7500	CLA	CLL	TPOUT
5251	5643	JMP	I	
5252	0000	0		
5253	7500	CLA	CLL	
5254	3032	DCA		PASS
5255	3046	DCA		REGA
5256	3047	DCA		REGB
5257	3027	DCA		LSTRM
5260	5652	JMP	I	SETN

/TEXT TEST ERROR MESSAGES

/TS110 CLAB CHANGED AC

TS110M, 0024

5261 0024 5264 4003 5265 6160 5266 0240 5267 0310 5270 0116 5271 0705 5272 0440 5273 0103 5274 4000 5275 7777 5276 0046 5277 0053 5300 0000
EXIT
RXCED
RGA
EX17A

/TS111 CLBA FAILED

TS111M, 0024

5301 0024 5302 2324 5303 6161 5304 4003 5305 1402 5306 0140 5307 0601 5310 1114 5311 0504 5312 4000 5313 7777 5314 0054 5315 0053 5316 0000
EXIT
RXCED
SEND
EX17A

/TS112 CLAB FAILED

TS112M, 0024

5317 0024 5320 2324 5321 6162 5322 4003 5323 1401 5324 0240 5325 0601 5326 1114 5327 0504 5330 4000 5331 7777 5332 0054 5333 0053 5334 0000
EXIT
RXCED
SEND
EX17A

/TS113 CLAB FAILED

TS113M, 0024

5335 0024 5336 2324 5337 6163 5340 4003 5341 1401

5342	0240	5342	0240
5343	0601	5343	0601
5344	1114	5344	1114
5345	0504	5345	0504
5346	4000	5346	4000
5347	7777	5347	7777
5348	0046	5348	0046
5349	0053	5349	0053
5350	0053	5350	0053
5351	0053	5351	0053
5352	0000	5352	0000
5353	0024	5353	0024
5354	2324	5354	2324
5355	6164	5355	6164
5356	4003	5356	4003
5357	1401	5357	1401
5358	0240	5358	0240
5359	0601	5359	0601
5360	1114	5360	1114
5361	0504	5361	0504
5362	4000	5362	4000
5363	7777	5363	7777
5364	0054	5364	0054
5365	0053	5365	0053
5366	0053	5366	0053
5367	0000	5367	0000
5370	0024	5370	0024
5371	0024	5371	0024
5372	2324	5372	2324
5373	6165	5373	6165
5374	4003	5374	4003
5375	1402	5375	1402
5376	0140	5376	0140
5377	0310	5377	0310
5378	0116	5378	0116
5379	0705	5379	0705
5380	0440	5380	0440
5381	0225	5381	0225
5382	0606	5382	0606
5383	0522	5383	0522
5384	4000	5384	4000
5385	EX17A	5385	EX17A
5386	SEND	5386	SEND
5387	RXED	5387	RXED
5388	EXIT	5388	EXIT
5389	0024	5389	0024
5390	0024	5390	0024
5391	2324	5391	2324
5392	6164	5392	6164
5393	4003	5393	4003
5394	1401	5394	1401
5395	0240	5395	0240
5396	0601	5396	0601
5397	1114	5397	1114
5398	0504	5398	0504
5399	4000	5399	4000
5400	EX17A	5400	EX17A
5401	7777	5401	7777
5402	0054	5402	0054
5403	0053	5403	0053
5404	0053	5404	0053
5405	0000	5405	0000
5406	0024	5406	0024
5407	0024	5407	0024
5408	2324	5408	2324
5409	6166	5409	6166
5410	4003	5410	4003
5411	1401	5411	1401
5412	0274	5412	0274
5413	7603	5413	7603
5414	1402	5414	1402
5415	0140	5415	0140
5416	0601	5416	0601
5417	1114	5417	1114
5418	0504	5418	0504
5419	4000	5419	4000
5420	EX17A	5420	EX17A
5421	7777	5421	7777
5422	0054	5422	0054
5423	0053	5423	0053
5424	0053	5424	0053
5425	0000	5425	0000
5426	0024	5426	0024
5427	0024	5427	0024
5428	2324	5428	2324
5429	6166	5429	6166
5430	4003	5430	4003
5431	1401	5431	1401
5432	0274	5432	0274
5433	7603	5433	7603
5434	1402	5434	1402
5435	0140	5435	0140
5436	0601	5436	0601
5437	1114	5437	1114
5438	0504	5438	0504
5439	4000	5439	4000
5440	EX17A	5440	EX17A
5441	7777	5441	7777
5442	0054	5442	0054
5443	0053	5443	0053
5444	0053	5444	0053
5445	0000	5445	0000
5446	0024	5446	0024
5447	0024	5447	0024
5448	2324	5448	2324
5449	6166	5449	6166
5450	4003	5450	4003
5451	1401	5451	1401
5452	0274	5452	0274
5453	7603	5453	7603
5454	1402	5454	1402
5455	0140	5455	0140
5456	0601	5456	0601
5457	1114	5457	1114
5458	0504	5458	0504
5459	4000	5459	4000
5460	EX17A	5460	EX17A
5461	7777	5461	7777
5462	0054	5462	0054
5463	0053	5463	0053
5464	0053	5464	0053
5465	0000	5465	0000
5466	0024	5466	0024
5467	0024	5467	0024
5468	2324	5468	2324
5469	6166	5469	6166
5470	4003	5470	4003
5471	1401	5471	1401
5472	0274	5472	0274
5473	7603	5473	7603
5474	1402	5474	1402
5475	0140	5475	0140
5476	0601	5476	0601
5477	1114	5477	1114
5478	0504	5478	0504
5479	4000	5479	4000
5480	EX17A	5480	EX17A
5481	7777	5481	7777
5482	0054	5482	0054
5483	0053	5483	0053
5484	0053	5484	0053
5485	0000	5485	0000
5486	0024	5486	0024
5487	0024	5487	0024
5488	2324	5488	2324
5489	6166	5489	6166
5490	4003	5490	4003
5491	1401	5491	1401
5492	0274	5492	0274
5493	7603	5493	7603
5494	1402	5494	1402
5495	0140	5495	0140
5496	0601	5496	0601
5497	1114	5497	1114
5498	0504	5498	0504
5499	4000	5499	4000
5500	EX17A	5500	EX17A

/TST14 CLAB FAILED

/TST13 CLBA CHANGED BUFFER

/TST16 CLAB <> CLBA FAILED

5426	0504
5427	4000
5428	4000
5429	4000
5430	7777
5431	0046
5432	0053
5433	0000
5434	0024
5435	2324
5436	6167
5437	4003
5438	1401
5439	0274
5440	7603
5441	1402
5442	0140
5443	0601
5444	1114
5445	0504
5446	4000
5447	7777
5448	0054
5449	0053
5450	0000
5451	0024
5452	0054
5453	0053
5454	0000
5455	0024
5456	2324
5457	6170
5458	4003
5459	1401
5460	0274
5461	7603
5462	1402
5463	0140
5464	0601
5465	1114
5466	0504
5467	4000
5468	7777
5469	0054
5470	0053
5471	0000
5472	0024
5473	0054
5474	0053
5475	0000
5476	0024
5477	2324
5478	6171
5479	4003
5480	1405
5481	1640
5482	0310
5483	0116
5484	0705
5485	0440
5486	0103
5487	4000

TS119M, 0024

/TS119 CLEN CHANGED AC

TS116M, 0024

/TS116 CLAB <> CLBA FAILED

TS117M, 0024

/TS117 CLAB <> CLBA FAILED

5512	7777	EXITA
5513	0046	REGA
5514	0053	RXED
5515	0000	EXIT

5516	0024	TST20H; 0024
------	------	--------------

/TST20H CLEN CHANGED BUFFER

5517	2324	2324
5520	6260	6260
5521	4003	4003
5522	1405	1405
5523	1640	1640
5524	0310	0310
5525	0116	0116
5526	0705	0705
5527	2440	2440
5530	0225	0225
5531	0606	0606
5532	0522	0522
5533	4000	4000
5534	7777	EXITA
5535	0046	REGA
5536	0053	RXED
5537	0000	EXIT

5540	0024	TST21M; 0024
------	------	--------------

/TST21 CLCA FAILED

5541	2324	2324
5542	6261	6261
5543	4003	4003
5544	1403	1403
5545	0140	0140
5546	0601	0601
5547	1114	1114
5548	0504	0504
5551	4000	4000
5552	7777	EXITA
5553	0054	SEND
5554	0053	RXED
5555	0000	EXIT

5556	0024	TST22M; 0024
------	------	--------------

/TST22 "CLR CNT" FAILED

5557	2324	2324
5560	6262	6262
5561	4042	4042
5562	0314	0314
5563	2240	2240
5564	0316	0316
5565	2442	2442
5566	4006	4006
5567	0111	0111
5570	1405	1405
5571	0400	0400
5572	7777	EXITA
5573	0054	SEND
5574	0053	RXED
5575	0000	EXIT

5576	0024	TS123M, 0024	5576
5577	2324		5577
5600	6263		5600
5601	4003		5601
5602	1405		5602
5603	1640		5603
5604	0601		5604
5605	1114		5605
5606	0504		5606
5607	4000		5607
5610	7777	EX17A	5610
5611	0846	REGA	5611
5612	0053	RXED	5612
5613	0000	EXIT	5613
5614	0024	TS124M, 0024	5614
5615	2324		5615
5616	6264		5616
5617	4003		5617
5620	1405		5620
5621	1640		5621
5622	0601		5622
5623	1114		5623
5624	0504		5624
5625	4000		5625
5626	7777	EX17A	5626
5627	0054	SEND	5627
5630	0053	RXED	5630
5631	0000	EXIT	5631
5632	0024	TS125M, 0024	5632
5633	2324		5633
5634	6265		5634
5635	4003		5635
5636	1403		5636
5637	0140		5637
5640	0310		5640
5641	0116		5641
5642	0705		5642
5643	2340		5643
5644	0317		5644
5645	2916		5645
5646	2400		5646
5647	7777	EX17A	5647
5650	0054	SEND	5650
5651	0053	RXED	5651
5652	0000	EXIT	5652
5653	0024	TS126M, 0024	5653
5654	2324		5654
5655	6266		5655
5656	4002		5656
5657	2506		5657
5660	0605		5660

/TS123 CLEN FAILED

/TS124 CLEN FAILED

/TS125 CLCA CHANGES COUNT

/TS126 BUFFER <> COUNTER FAILED

5661	2274	7603	2274
5662	7603	1725	7603
5663	1725	1624	1624
5664	1624	0522	0522
5665	0522	4006	4006
5666	4006	0111	0111
5667	0111	1405	1405
5670	1405	0400	0400
5671	0400	7777	7777
5672	7777	0054	0054
5673	0054	0053	0053
5674	0053	0000	0000
5675	0000	0024	0024
5676	0024	TS127M,	0024
5677	2324	TS127M, FAILS TO "NOR"	2324
5701	6267	4042	4042
5702	4042	1417	1417
5703	1417	0104	0104
5704	0104	4003	4003
5705	4003	1624	1624
5706	1624	4240	4240
5707	4240	0601	0601
5710	0601	1114	1114
5711	1114	2340	2340
5712	2340	2417	2417
5713	2417	4042	4042
5714	4042	1722	1722
5715	1722	4200	4200
5716	4200	7777	7777
5717	7777	0054	0054
5720	0054	0053	0053
5721	0053	0000	0000
5722	0000	0024	0024
5722	0024	TS128M,	0024
5723	2324	TS128M, LOADED IN ERROR	2324
5724	6270	6270	6270
5725	6270	4042	4042
5726	4042	1417	1417
5727	1417	0104	0104
5730	0104	4003	4003
5731	4003	1624	1624
5732	1624	4240	4240
5733	4240	1417	1417
5734	1417	0104	0104
5735	0104	0504	0504
5736	0504	4011	4011
5737	4011	1640	1640
5740	1640	0522	0522
5741	0522	2217	2217
5742	2217	2200	2200
5743	2200	7777	7777
5744	7777	0054	0054
5745	0054	0053	0053
5745	0053	RXED	RXED

5746	0000	EXIT
5747	0024	TS129M, 0024
5750	2324	2324
5751	6271	6271
5752	4042	4042
5753	1417	1417
5754	0104	0104
5755	4003	4003
5756	1624	1624
5757	4240	4240
5760	1417	1417
5761	0104	0104
5762	0504	0504
5763	4011	4011
5764	1640	1640
5765	0522	0522
5766	2217	2217
5767	2200	2200
5770	7777	7777
5771	0054	0054
5772	0053	0053
5773	0000	EXIT
5774	0024	TS130M, 0024
5775	2324	2324
5776	6360	6360
5777	4015	4015
6000	1704	1704
6001	0540	0540
6002	2205	2205
6003	0740	0740
6004	0301	0301
6005	2523	2523
6006	0523	0523
6007	4042	4042
6010	1417	1417
6011	0104	0104
6012	4003	4003
6013	1624	1624
6014	4200	4200
6015	7777	7777
6016	0054	0054
6017	0053	0053
6020	0200	EXIT
6021	0024	TS131M, 0024
6022	2324	2324
6023	6361	6361
6024	4015	4015
6025	1704	1704
6026	0540	0540
6027	2205	2205
6030	0740	0740
6031	0301	0301
6032	2523	2523

/TS129 "LOAD CNT" LOADED IN ERROR

/TS130 MODE REG CAUSES "LOAD CNT"

/TS131 MODE REG CAUSES "LOAD CNT" OR "CLR BUF"

0523	0523	6033	0523
4042	4042	6034	4042
1417	1417	6035	1417
0104	0104	6036	0104
4003	4003	6037	4003
1624	1624	6040	1624
4240	4240	6041	4240
1722	1722	6042	1722
4042	4042	6043	4042
0314	0314	6044	0314
2240	2240	6045	2240
0225	0225	6046	0225
0642	0642	6047	0642
4000	4000	6050	4000
7777	7777	6051	7777
0054	0054	6052	0054
0053	0053	6053	0053
0047	0047	6054	0047
0055	0055	6055	0055
0024	0024	6056	0024
2324	2324	6057	2324
6362	6362	6060	6362
4015	4015	6061	4015
1704	1704	6062	1704
0540	0540	6063	0540
6272	6272	6064	6272
4061	4061	6065	4061
7660	7660	6066	7660
4003	4003	6067	4003
1417	1417	6070	1417
0313	0313	6071	0313
0504	0504	6072	0504
4003	4003	6073	4003
1624	1624	6074	1624
2200	2200	6075	2200
EX17A	EX17A	6076	7777
SEND	SEND	6077	0054
RXED	RXED	6100	0053
EX17	EX17	6101	0000
0024	0024	6102	0024
2324	2324	6103	2324
6363	6363	6104	6363
4015	4015	6105	4015
1704	1704	6106	1704
0540	0540	6107	0540
6272	6272	6110	6272
4062	4062	6111	4062
7661	7661	6112	7661
4003	4003	6113	4003
1417	1417	6114	1417
0313	0313	6115	0313
0504	0504	6116	0504
4003	4003	6117	4003

/TST32 MODE 21 120 CLOKED CNTR

/TST32 MODE 21 120 CLOKED CNTR

EXITA
K0000
RXED

19134M, 0024

/19134 O'FLO FAILED TO SET O'FLO FLOP

EXIT
K0000
RXED

19135M, 0024

/19135 CLSA FAILED TO CLEAR O'FLO FLOP

EXIT
K0000
RXED

19136M, 0024

/19136 CLSK SKIPPED IN ERROR

1924
2200
2200
7777
6122
6122
6123
0074
6124
0053
6125
0000

6126 0024 1924 2200 2200 7777 6127 2324 6130 6364 6131 4017 6132 4706 6133 1417 6134 4006 6135 0111 6136 1405 6137 0440 6140 2417 6141 4023 6142 0524 6143 4017 6144 4706 6145 1417 6146 4006 6147 1417 6150 2000 6151 0000

6177 0024 1924 2324 6200 2324 6201 6366 6202 4003 6203 1423

1924
2200
2200
7777
6122
6122
6123
0074
6124
0053
6125
0000

6178 0000 6179 2000 617A 1417 617B 4006 617C 4006 617D 1417 617E 4706 617F 4017 6180 2240 6167 2240 6166 0501 6165 0314 6164 1740 6163 4024 6162 0504 6161 1114 6160 0601 6157 0140 6156 1423 4003 6155 4003 6154 6365 6153 2324 6152 0024

1924
2200
2200
7777
6122
6122
6123
0074
6124
0053
6125
0000

6177 0024 1924 2324 6200 2324 6201 6366 6202 4003 6203 1423

1924
2200
2200
7777
6122
6122
6123
0074
6124
0053
6125
0000

6178 0000 6179 2000 617A 1417 617B 4006 617C 4006 617D 1417 617E 4706 617F 4017 6180 2240 6167 2240 6166 0501 6165 0314 6164 1740 6163 4024 6162 0504 6161 1114 6160 0601 6157 0140 6156 1423 4003 6155 4003 6154 6365 6153 2324 6152 0024

1924
2200
2200
7777
6122
6122
6123
0074
6124
0053
6125
0000

6177 0024 1924 2324 6200 2324 6201 6366 6202 4003 6203 1423

1924
2200
2200
7777
6122
6122
6123
0074
6124
0053
6125
0000

6178 0000 6179 2000 617A 1417 617B 4006 617C 4006 617D 1417 617E 4706 617F 4017 6180 2240 6167 2240 6166 0501 6165 0314 6164 1740 6163 4024 6162 0504 6161 1114 6160 0601 6157 0140 6156 1423 4003 6155 4003 6154 6365 6153 2324 6152 0024

1924
2200
2200
7777
6122
6122
6123
0074
6124
0053
6125
0000

6177 0024 1924 2324 6200 2324 6201 6366 6202 4003 6203 1423

1924
2200
2200
7777
6122
6122
6123
0074
6124
0053
6125
0000

6178 0000 6179 2000 617A 1417 617B 4006 617C 4006 617D 1417 617E 4706 617F 4017 6180 2240 6167 2240 6166 0501 6165 0314 6164 1740 6163 4024 6162 0504 6161 1114 6160 0601 6157 0140 6156 1423 4003 6155 4003 6154 6365 6153 2324 6152 0024

6204	1340	6204	1340
6205	2313	6205	2313
6206	1120	6206	1120
6207	2005	6207	2005
6210	0440	6210	0440
6211	1116	6211	1116
6212	4005	6212	4005
6213	2222	6213	2222
6214	1722	6214	1722
6215	4000	6215	4000
6216	0000	6216	0000
6217	0024	6217	0024
TS137M: 0024			
6220	2324	6220	2324
6221	6367	6221	6367
6222	4011	6222	4011
6223	1414	6223	1414
6224	0507	6224	0507
6225	0114	6225	0114
6226	4003	6226	4003
6227	1417	6227	1417
6230	0313	6230	0313
6231	4011	6231	4011
6232	1624	6232	1624
6233	0922	6233	0922
6234	2225	6234	2225
6235	2024	6235	2024
6236	4100	6236	4100
6237	0900	6237	0900
TS138M: 0024			
6240	0024	6240	0024
6241	2324	6241	2324
6242	6370	6242	6370
6243	4003	6243	4003
6244	1423	6244	1423
6245	1340	6245	1340
6246	0601	6246	0601
6247	1114	6247	1114
6250	0504	6250	0504
6251	4024	6251	4024
6252	1740	6252	1740
6253	2313	6253	2313
6254	1120	6254	1120
6255	4000	6255	4000
6256	0000	6256	0000
TS139M: 0024			
6257	0024	6257	0024
6260	2324	6260	2324
6261	6371	6261	6371
6262	4003	6262	4003
6263	1417	6263	1417
6264	0313	6264	0313
6265	4011	6265	4011
6266	1624	6266	1624
6267	0922	6267	0922

/TS137 ILLEGAL CLOCK INTERRUPT

/TS138 CLK FAILED TO SKIP

/TS139 CLOCK INTERRUPT FAILED

6279	2225	6325	2440
6271	2024	6317	2440
6272	4006	6316	1647
6273	0111	6315	2717
6274	1405	6314	3205
6275	0400	6313	2440
6276	0000	6312	1647
		6311	2717
6277	0024	6310	0540
6300	2324	6307	0214
6301	6460	6306	1601
6302	4017	6305	4005
6303	4706	6304	1417
6304	1417	6303	4706
6305	4017	6302	4017
6306	6460	6301	6460
6307	0024	6300	2324
6308	0024	6299	0024
6309	0024	6298	0024
6310	0540	6297	0540
6311	2717	6296	2717
6312	1647	6295	1647
6313	2440	6294	2440
6314	3205	6293	3205
6315	2217	6292	2217
6316	4000	6291	4000
6317	0000	6290	0000
6320	0024	6320	0024
6321	2324	6321	2324
6322	6460	6322	6460
6323	4017	6323	4017
6324	4706	6324	4706
6325	1417	6325	1417
6326	4006	6326	4006
6327	1401	6327	1401
6330	0740	6330	0740
6331	2717	6331	2717
6332	1647	6332	1647
6333	2440	6333	2440
6334	0314	6334	0314
6335	0501	6335	0501
6336	2200	6336	2200
6337	0000	6337	0000
6340	0024	6340	0024
6341	2324	6341	2324
6342	6462	6342	6462
6343	4003	6343	4003
6344	1417	6344	1417
6345	0313	6345	0313
6346	4011	6346	4011
6347	1624	6347	1624
6350	2240	6350	2240
6351	2717	6351	2717
6352	1647	6352	1647
6353	2440	6353	2440

15142M,

/15142 CLOCK INTR MONIT CLEAR

15141M,

/15141 O'FLO FLAG MONIT CLEAR

15140M,

/15140 O'FLO ENABLE MONIT ZERO

6354	0314	0314
6355	0501	0501
6356	2200	2200
6357	0000	0000
6360	0024	TST43M: 0024
6361	2324	2324
6362	6463	6463
6363	4002	4002
6364	1124	1124
6365	4061	4061
6366	6140	6140
6367	0601	0601
6370	1114	1114
6371	0504	0504
6372	5600	5600
6373	7777	EXIT A
6374	0054	SEND
6375	0053	RXED
6376	0000	EXIT
6377	0024	TST44M: 0024
6400	2324	2324
6401	6464	6464
6402	4002	4002
6403	1124	1124
6404	4061	4061
6405	6040	6040
6406	0601	0601
6407	1114	1114
6410	0504	0504
6411	5600	5600
6412	7777	EXIT A
6413	0054	SEND
6414	0053	RXED
6415	0000	EXIT
6416	0024	TST45M: 0024
6417	2324	2324
6420	6465	6465
6421	4002	4002
6422	1124	1124
6423	4060	4060
6424	7140	7140
6425	0601	0601
6426	1114	1114
6427	0504	0504
6430	5600	5600
6431	7777	EXIT A
6432	0054	SEND
6433	0053	RXED
6434	0000	EXIT
6435	0024	TST46M: 0024
6436	2324	2324

/TST43 BIT 11 FAILED,

/TST44 BIT 10 FAILED,

/TST45 BIT 09 FAILED,

/TST46 BIT 08 FAILED,

6466	6466
6442	6442
6441	6441
4802	4802
4802	4802
1124	1124
4060	4060
7040	6443
0601	6444
1114	6449
0504	6446
5600	6447
EXI7A	6450
SEND	6451
RXED	6452
EXI7	6453
0024	6454
TS147M,	0024
2324	6455
6467	6456
4802	6457
1124	6460
4060	6461
6740	6462
0601	6463
1114	6464
0504	6465
5600	6466
EXI7A	6467
SEND	6470
RXED	6471
EXI7	6472
0024	6473
TS148M,	0024
2324	6474
6470	6475
4802	6476
1124	6477
4060	6500
6640	6501
0601	6502
1114	6503
0504	6504
5600	6505
EXI7A	6506
SEND	6507
RXED	6510
EXI7	6511
0024	6512
TS149M,	0024
2324	6513
6471	6514
4802	6515
1124	6516
4060	6517
6540	6520
0601	6521
1114	6522

/TS149 BIT 06 FAILED,

/TS148 BIT 06 FAILED,

/TS147 BIT 07 FAILED,

6523	0504	6523	0504
6524	5600	6524	5600
6525	7777	6525	7777
6526	0054	6526	0054
6527	0053	6527	0053
6530	0000	6530	0000
6531	0024	6531	0024
6532	2324	6532	2324
6533	6560	6533	6560
6534	4002	6534	4002
6535	1124	6535	1124
6536	4060	6536	4060
6537	6440	6537	6440
6540	0601	6540	0601
6541	1114	6541	1114
6542	0504	6542	0504
6543	5600	6543	5600
6544	7777	6544	7777
6545	0054	6545	0054
6546	0053	6546	0053
6547	0000	6547	0000
6550	0024	6550	0024
6551	2324	6551	2324
6552	6561	6552	6561
6553	4002	6553	4002
6554	1124	6554	1124
6555	4060	6555	4060
6556	6340	6556	6340
6557	0601	6557	0601
6560	1114	6560	1114
6561	0504	6561	0504
6562	5600	6562	5600
6563	7777	6563	7777
6564	0054	6564	0054
6565	0053	6565	0053
6566	0000	6566	0000
6567	0024	6567	0024
6570	2324	6570	2324
6571	6562	6571	6562
6572	4002	6572	4002
6573	1124	6573	1124
6574	4060	6574	4060
6575	6240	6575	6240
6576	0601	6576	0601
6577	1114	6577	1114
6600	0504	6600	0504
6601	5600	6601	5600
6602	7777	6602	7777
6603	0054	6603	0054
6604	0053	6604	0053
6605	0000	6605	0000

TS152M,

TS151M,

TS150M,

/TS152 BIT 02 FAILED,

/TS151 BIT 03 FAILED,

/TS150 BIT 04 FAILED,

6606 0024 TS153M, 0024

6607 2324 6563

6610 6563

6611 4002

6612 1124

6613 4060

6614 6140

6615 0601

6616 1114

6617 0504

6620 5600

6621 7777

6622 0054

6623 0053

6624 0000

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS153 BIT 01 FAILED,

TS155 RATE 400KC FAILS

TS156 RATE 100KC FAILS

6672	0001	6672	0001
6673	1114	6673	1114
6674	2300	6674	2300
6675	0000	6675	0000
6676	0024	6676	0024
18157M:		18157M:	
6677	2324	6677	2324
6678	2324	6678	2324
6679	6567	6679	6567
6701	4022	6701	4022
6702	0124	6702	0124
6703	0540	6703	0540
6704	6160	6704	6160
6705	1303	6705	1303
6706	4006	6706	4006
6707	0111	6707	0111
6710	1423	6710	1423
6711	4000	6711	4000
6712	0000	6712	0000
6713	0024	6713	0024
13150M:		13150M:	
6714	2324	6714	2324
6715	6970	6715	6970
6716	4022	6716	4022
6717	0124	6717	0124
6720	0540	6720	0540
6721	6113	6721	6113
6722	0340	6722	0340
6723	0001	6723	0001
6724	1114	6724	1114
6725	2300	6725	2300
6726	0000	6726	0000
6727	0024	6727	0024
13159M:		13159M:	
6730	2324	6730	2324
6731	6970	6731	6970
6732	4022	6732	4022
6733	0124	6733	0124
6734	0540	6734	0540
6735	6160	6735	6160
6736	6003	6736	6003
6737	2023	6737	2023
6740	4006	6740	4006
6741	0111	6741	0111
6742	1423	6742	1423
6743	4000	6743	4000
6744	0000	6744	0000
6745	0024	6745	0024
13160M:		13160M:	
6746	2324	6746	2324
6747	6660	6747	6660
6750	0003	6750	0003
6751	1001	6751	1001
6752	1640	6752	1640
6753	6140	6753	6140
6754	1116	6754	1116

/13160 CHAN 1 INPUT LOCKED OUT

/13159 RATE 100CPS FAILS

/13150 RATE 1KC FAILS

/13157 RATE 10KC FAILS

6755	2025	6755	2025
6756	2440	6757	1417
6757	1417	6760	0313
6761	0504	6762	4017
6763	2524	6764	4000
6765	0000	6765	0000
6756	0024	6756	0024
6767	2524	6770	6661
6770	6661	6771	4003
6772	1001	6773	1640
6774	6340	6775	2717
6776	1647	6777	2440
7000	2417	7001	0707
7002	1405	7003	4000
7004	7777	7005	0054
7006	0053	7007	0000
7010	0024	7010	0024
7011	2524	7012	6662
7013	4003	7014	1001
7015	1640	7016	6240
7017	2717	7020	1647
7021	2440	7022	2417
7023	0707	7024	1405
7025	4000	7026	7777
7027	0054	7030	0053
7031	0000	7032	0024
7033	0024	7033	2524
7034	6663	7035	4003
7036	1001	7037	1640
7040	6140	7040	6140

TS161M

TS162M

TS163M

/TS161 CHAN 3 MONIT TOGGLE

/TS162 CHAN 2 MONIT TOGGLE

/TS163 CHAN 1 MONIT TOGGLE

7841	2717	7841	2717
7842	1647	7842	1647
7843	2440	7843	2440
7844	2417	7844	2417
7845	0707	7845	0707
7846	1405	7846	1405
7847	4000	7847	4000
7850	7777	7850	7777
7851	0054	7851	0054
7852	0053	7852	0053
7853	0000	7853	0000
7854	0024	7854	0024
7855	2324	7855	2324
7856	6664	7856	6664
7857	4003	7857	4003
7860	1001	7860	1001
7861	1640	7861	1640
7862	4061	7862	4061
7863	4027	7863	4027
7864	1716	7864	1716
7865	4724	7865	4724
7866	4011	7866	4011
7867	1624	7867	1624
7870	2200	7870	2200
7871	0000	7871	0000
7872	0024	7872	0024
7873	2324	7873	2324
7874	6665	7874	6665
7875	4003	7875	4003
7876	1001	7876	1001
7877	1640	7877	1640
7880	4061	7880	4061
7881	4011	7881	4011
7882	1624	7882	1624
7883	2240	7883	2240
7884	1116	7884	1116
7885	4005	7885	4005
7886	2222	7886	2222
7887	1722	7887	1722
7888	4000	7888	4000
7889	0000	7889	0000
7892	0024	7892	0024
7893	2324	7893	2324
7894	6666	7894	6666
7895	4003	7895	4003
7896	1001	7896	1001
7897	1640	7897	1640
7898	1647	7898	1647
7899	2440	7899	2440
7900	2717	7900	2717

TST64M, 0024

/TST64 CHAN 1 MONIT INTR

TST65M, 0024

/TST65 CHAN 2 INTR IN ERROR

TST66M, 0024

/TST66 CHAN 2 MONIT INTR

7125	2422	7125	2422
7126	5600	7126	5600
7127	7777	7127	7777
7130	0054	7130	0054
7131	0053	7131	0053
7132	0000	7132	0000
7133	0024	7133	0024
7134	2324	7134	2324
7135	6667	7135	6667
7136	4003	7136	4003
7137	1001	7137	1001
7140	1640	7140	1640
7141	6240	7141	6240
7142	1116	7142	1116
7143	2422	7143	2422
7144	4011	7144	4011
7145	1640	7145	1640
7146	0522	7146	0522
7147	2217	7147	2217
7150	2200	7150	2200
7151	0000	7151	0000
7152	0024	7152	0024
7153	2324	7153	2324
7154	6670	7154	6670
7155	4003	7155	4003
7156	1001	7156	1001
7157	1640	7157	1640
7160	6340	7160	6340
7161	2717	7161	2717
7162	1647	7162	1647
7163	2440	7163	2440
7164	1116	7164	1116
7165	2422	7165	2422
7166	5600	7166	5600
7167	7777	7167	7777
7170	0054	7170	0054
7171	0053	7171	0053
7172	0000	7172	0000
7173	0024	7173	0024
7174	2324	7174	2324
7175	6671	7175	6671
7176	4003	7176	4003
7177	1001	7177	1001
7200	1640	7200	1640
7201	6340	7201	6340
7202	1116	7202	1116
7203	2422	7203	2422
7204	4011	7204	4011
7205	1640	7205	1640
7206	0522	7206	0522
7207	2217	7207	2217
7210	2200	7210	2200

/TST69 CHAN 3 INTR IN ERROR

EXIT
EXIT
SEND
RXED
EXIT

/TST68 CHAN 3 MONIT INTR.

EXIT
EXIT
SEND
RXED
EXIT

/TST67 CHAN 2 INTR IN ERROR

EXIT
EXIT
SEND
RXED
EXIT

7212 0024 1S170H, 0024 EXIT 0000 7211 0000

7213 2324 2324 7214 6760 4003 7215 4003 7216 1001 7217 1640 7220 6340 7221 1116 7222 2025 7223 2440 7224 1411 7225 1605 7226 4006 7227 2205 7230 2140 7231 0601 7232 1114 7233 0504 7234 4000 7235 7777 7236 0053 7237 0000

7240 0024 1S171H, 0024 7241 2324 2324 7242 6761 4003 7243 4003 7244 1001 7245 1640 7246 6240 7247 1116 7248 1116 7249 1640 7240 0024 1S172H, 0024

7241 2324 2324 7242 6761 4003 7243 4003 7244 1001 7245 1640 7246 6240 7247 1116 7248 1116 7249 1640 7240 0024 1S173H, 0024

7241 2324 2324 7242 6760 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S174H, 0024

7241 2324 2324 7242 6760 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S175H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S176H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S177H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S178H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S179H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S180H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S181H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S182H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S183H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S184H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S185H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S186H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S187H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S188H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S189H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S190H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S191H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S192H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S193H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S194H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S195H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S196H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S197H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S198H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S199H, 0024

7241 2324 2324 7242 6762 4003 7243 4003 7244 1001 7245 1640 7246 6340 7247 1640 7248 1001 7249 1640 7240 0024 1S200H, 0024

/TS172 CHAN 1 INPUT LINE FREQ FAILED

/TS171 CHAN 2 INPUT LINE FREQ FAILED

/TS170 CHAN 3 INPUT LINE FREQ FAILED

7275	1116
7276	2025
7277	2440
7300	1411
7301	1605
7302	4006
7303	2205
7304	2140
7305	0601
7306	1114
7307	0504
7310	4000
7311	7777
7312	0053
7313	0000
7314	0024
7315	2324
7316	6763
7317	4006
7320	0123
7321	2440
7322	2301
7323	1540
7324	0601
7325	1114
7326	2300
7327	7777
7330	0054
7331	0053
7332	0000
7333	0024
7334	2324
7335	6764
7336	4017
7337	4706
7340	1417
7341	4027
7342	1716
7343	4724
7344	4006
7345	0123
7346	2440
7347	2301
7350	1500
7351	7777
7352	0054
7353	0053
7354	0000
7355	0024
7356	2324
7357	6765
7360	4006

/TS173 FAST SAM FAILS

TS173M, 0024

1116
2025
2440
1411
1605
4006
2205
2140
0601
1114
0504
EXI7A
RXED
EXIT

/TS174 O'FLO MONIT FAST SAM

TS174M, 0024

2324
6764
4017
4706
1417
4027
1716
4724
4006
0123
2440
2301
1540
0601
1114
2300
EXI7A
SEND
RXED
EXIT

/TS175 FAST SAM MONIT SET

TS175M, 0024

2324
6764
4017
4706
1417
4027
1716
4724
4006
0123
2440
2301
1500
EXI7A
SEND
RXED
EXIT

7361	0123	7361	0123
7362	2440	7362	2440
7363	2301	7363	2301
7364	1540	7364	1540
7365	2717	7365	2717
7366	1647	7366	1647
7367	2440	7367	2440
7370	2305	7370	2305
7371	2400	7371	2400
7372	7777	7372	7777
7373	0054	7373	0054
7374	0053	7374	0053
7375	0000	7375	0000
0024	0024	0024	0024
7376	TS176M,	7376	TS176M,
7377	2324	7377	2324
7400	6766	7400	6766
7401	4015	7401	4015
7402	1704	7402	1704
7403	0523	7403	0523
7404	4062	7404	4062
7405	5961	7405	5961
7406	4011	7406	4011
7407	1610	7407	1610
7410	1102	7410	1102
7411	1124	7411	1124
7412	4006	7412	4006
7413	0123	7413	0123
7414	2440	7414	2440
7415	2301	7415	2301
7416	1500	7416	1500
7417	7777	7417	7777
7420	0054	7420	0054
7421	0053	7421	0053
7422	0000	7422	0000
0024	0024	0024	0024
7423	TS177M,	7423	TS177M,
7424	2324	7424	2324
7425	6770	7425	6770
7426	4011	7426	4011
7427	3417	7427	3417
7430	4020	7430	4020
7431	2205	7431	2205
7432	2305	7432	2305
7433	2440	7433	2440
7434	2717	7434	2717
7435	1647	7435	1647
7436	2440	7436	2440
7437	2324	7437	2324
7440	1720	7440	1720
7441	4003	7441	4003
7442	1417	7442	1417
7443	0313	7443	0313
7444	4000	7444	4000
7445	5022	7445	5022

/19176 MODES 2,1 INHIBIT FAST SAM

EXIT
SEND
RXED
EXIT

/19176 I/O PRESET MONIT STOP CLOCK
/IRATE BITS 1 & 2;

7446	0124	7446	0124
7447	0540	7447	0540
7450	0211	7450	0211
7451	2423	7451	2423
7452	4061	7452	4061
7453	4046	7453	4046
7454	4062	7454	4062
7455	5100	7455	5100
7456	0000	7456	0000
7457	0024	7457	0024
7460	2324	7460	2324
7461	7060	7461	7060
7462	4011	7462	4011
7463	3417	7463	3417
7464	4020	7464	4020
7465	2205	7465	2205
7466	2305	7466	2305
7467	2440	7467	2440
7470	2717	7470	2717
7471	1647	7471	1647
7472	2440	7472	2440
7473	2324	7473	2324
7474	1720	7474	1720
7475	4003	7475	4003
7476	1417	7476	1417
7477	0313	7477	0313
7500	4000	7500	4000
7501	5022	7501	5022
7502	0124	7502	0124
7503	0540	7503	0540
7504	0211	7504	0211
7505	2440	7505	2440
7506	6051	7506	6051
7507	4000	7507	4000
7510	0000	7510	0000
7511	0024	7511	0024
7512	2324	7512	2324
7513	7061	7513	7061
7514	4011	7514	4011
7515	3417	7515	3417
7516	4020	7516	4020
7517	2205	7517	2205
7520	2305	7520	2305
7521	2440	7521	2440
7522	2717	7522	2717
7523	1647	7523	1647
7524	2440	7524	2440
7525	0314	7525	0314
7526	0501	7526	0501
7527	2240	7527	2240
7530	1747	7530	1747
7531	0614	7531	0614
7532	1700	7532	1700

/TS181M I/O PRESET MONIT CLEAR O'FLO

/TS180 I/O PRESET MONIT STOP CLOCK
(/RATE BIT 00)

7533 0000 EXIT

7534 0024 TST02M, 0024

7535 2324 2324

7536 7062 7062

7537 4011 4011

7540 3417 3417

7541 4020 4020

7542 2205 2205

7543 2305 2305

7544 2440 2440

7546 1647 1647

7547 2440 2440

7550 0314 0314

7551 0501 0501

7552 2240 2240

7553 1116 1116

7554 2405 2405

7555 2222 2222

7556 2520 2520

7557 2440 2440

7560 0516 0516

7561 0102 0102

7562 1405 1405

7563 4000 4000

7564 0000 EXIT

4333 /LOCJ=1

4333 0024 TST03M, 0024

4334 2324 2324

4335 7063 7063

4336 4011 4011

4337 3417 3417

4340 4020 4020

4341 2205 2205

4342 2305 2305

4343 2440 2440

4344 2717 2717

4345 1647 1647

4346 2440 2440

4347 0314 0314

4350 0501 0501

4351 2240 2240

4352 1116 1116

4353 2025 2025

4354 2423 2423

4355 4000 4000

4356 0000 EXIT

4357 /024 TST04M, 0024

4357 0024 0024

4360 2324 2324

4361 7064 7064

/FOLD TEXT BACK INTO FREE CORE AREA

/TST03 I/O PRESET MONIT CLEAR INPUTS

/TST04 I/O PRESET MONIT CLEAR MODE 2

/TST02 I/O PRESET MONIT CLEAR INTERRUPT ENABLE

4362	4011	4362	4011
4363	3417	4363	3417
4364	4020	4364	4020
4365	2205	4365	2205
4366	2305	4366	2305
4367	2440	4367	2440
4370	2717	4370	2717
4371	1647	4371	1647
4372	2440	4372	2440
4373	0314	4373	0314
4374	0501	4374	0501
4375	2240	4375	2240
4376	1517	4376	1517
4377	0405	4377	0405
4400	4062	4400	4062
4401	4000	4401	4000
4402	0000	4402	0000
4403	0024	4403	0024
4404	2324	4404	2324
4405	7065	4405	7065
4406	4011	4406	4011
4407	3417	4407	3417
4410	4020	4410	4020
4411	2205	4411	2205
4412	2305	4412	2305
4413	2440	4413	2440
4414	2717	4414	2717
4415	1647	4415	1647
4416	2440	4416	2440
4417	0314	4417	0314
4420	0501	4420	0501
4421	2240	4421	2240
4422	1517	4422	1517
4423	0405	4423	0405
4424	4060	4424	4060
4425	4000	4425	4000
4427	0000	4427	0000
4430	0024	4430	0024
4431	2324	4431	2324
4432	7066	4432	7066
4433	4006	4433	4006
4434	0123	4434	0123
4435	2440	4435	2440
4436	2301	4436	2301
4437	1540	4437	1540
4440	1617	4440	1617
4441	2440	4441	2440
4442	0314	4442	0314
4443	0501	4443	0501
4444	2205	4444	2205
4445	0400	4445	0400
4446	7777	4446	7777

TS186M, 0024

/TS186 FAST SAM NOT CLEARED

TS185M, 0024

/TS185 I/O PRESET MONIT CLEAR MODE 0

EX17A

EX17

4450 0024 19107M: 0024 /TST07 CHAN 1 MONIT TRANS CNT TO BUF

4447 0000 EXIT

4450 0024 19107M: 0024

4451 2324

4452 7067

4453 4003

4454 1001

4455 1640

4456 6140

4457 2717

4460 1647

4461 2440

4462 2422

4463 0116

4464 2340

4465 0316

4466 2440

4467 2417

4470 4002

4471 2506

4472 4000

4473 7777

4474 0116

4475 0000

4476 0024

19108M: 0024

4477 2324

4478 7070

4479 4003

4480 1001

4483 1640

4484 6240

4485 2717

4486 1647

4487 2440

4488 2422

4489 0116

4490 2340

4491 0316

4494 2440

4495 2417

4496 4002

4497 2506

4498 4000

4499 7777

4500 0116

4501 0000

4476 0024 19108M: 0024 /TST08 CHAN 2 MONIT TRANS CNT TO BUF

4475 0000

4476 0116

4477 7777

4478 4000

4479 2506

4480 4002

4481 2417

4482 2440

4483 0316

4484 2340

4485 0116

4486 2422

4487 1647

4488 2440

4489 2717

4490 6240

4491 1640

4492 1001

4493 4003

4494 1640

4495 6140

4496 2717

4497 1647

4498 2440

4499 2422

4500 0116

4501 2340

4502 0316

4503 2440

4524 0024 19109M: 0024 /TST09 CHAN 3 MONIT TRANS CNT TO BUF

4523 0000

4524 0116

4525 7777

4526 4000

4527 2506

4528 4002

4529 2417

4530 2440

4531 0316

4532 2340

4533 0116

4534 2422

4535 1647

4536 2440

4537 2717

4538 6240

4539 1640

4540 1001

4541 4003

4542 1640

4543 6140

4544 2717

4545 1647

4546 2440

4547 2422

4548 0116

4549 2340

4550 0316

4551 2440

4552 2417

4553 4002

4554 2506

4555 4000

4556 7777

4557 0116

4558 0000

4533	2717	4533	2717
4534	1647	4534	1647
4535	2440	4535	2440
4536	2422	4536	2422
4537	0116	4537	0116
4540	2340	4540	2340
4541	0316	4541	0316
4542	2440	4542	2440
4543	2417	4543	2417
4544	4002	4544	4002
4545	2506	4545	2506
4546	4000	4546	4000
4547	7777	4547	7777
4550	0116	4550	0116
4551	0000	4551	0000
4552	0024	4552	0024
4553	2324	4553	2324
4554	7160	4554	7160
4555	4003	4555	4003
4556	1001	4556	1001
4557	1640	4557	1640
4560	6140	4560	6140
4561	2717	4561	2717
4562	1647	4562	1647
4563	2440	4563	2440
4564	2422	4564	2422
4565	0116	4565	0116
4566	2340	4566	2340
4567	0316	4567	0316
4570	2440	4570	2440
4571	2417	4571	2417
4572	4002	4572	4002
4573	2506	4573	2506
4574	4000	4574	4000
4575	7777	4575	7777
4576	0120	4576	0120
4577	0000	4577	0000
4600	0024	4600	0024
4601	2324	4601	2324
4602	7161	4602	7161
4603	4003	4603	4003
4604	1001	4604	1001
4605	1640	4605	1640
4606	6240	4606	6240
4607	2717	4607	2717
4610	1647	4610	1647
4611	2440	4611	2440
4612	2422	4612	2422
4613	0116	4613	0116
4614	2340	4614	2340
4615	0316	4615	0316
4616	2440	4616	2440
4617	2417	4617	2417

15191M,

/15191 CHAN 2 MONIT TRANS CNT TO BUF

15190M,

/15190 CHAN 1 MONIT TRANS CNT TO BUF

EXIT
K0300
EXITA
4000
2506
4002
2417
2440
0316
2340
0116
2422
2440
1647
2717
6140
1640
1001
4003
7160
2324
0024

4620	4002	4002
4621	2506	2506
4622	4000	4000
4623	7777	EX17A
4624	0120	K0300
4625	0000	EXIT
4626	0024	T5192M, 0024
4627	2324	2324
4630	7163	7163
4631	4003	4003
4632	1001	1001
4633	1640	1640
4634	6340	6340
4635	2717	2717
4636	1647	1647
4637	2440	2440
4640	2422	2422
4641	0116	0116
4642	2340	2340
4643	0316	0316
4644	2440	2440
4645	2417	2417
4646	4002	4002
4647	2506	2506
4650	4000	4000
4651	7777	EX17A
4652	0120	K0300
4653	0000	EXIT
4654	0024	T5193M, 0024
4655	2324	2324
4656	7163	7163
4657	4003	4003
4660	1001	1001
4661	1640	1640
4662	6340	6340
4663	1116	1116
4664	2025	2025
4665	2440	2440
4666	0601	0601
4667	1114	1114
4670	0504	0504
4671	4024	4024
4672	1740	1740
4673	0314	0314
4674	2240	2240
4675	0316	0316
4676	2400	2400
4677	7777	EX17A
4678	0000	EXIT
4702	0024	T5194M, 0024
4703	2324	2324

/T5192 CHAN 3 MONIT TRANS CNT TO BUF

/T5193 CHAN 3 INPUT FAILED TO CLR CNT

/T5194 ECO EM12-00034 IS EITHER NOT WORKING OR NOT INSTALLED

4704	7164	4704
4705	4005	4705
4706	0317	4706
4707	4005	4707
4710	1561	4710
4711	6255	4711
4712	6060	4712
4713	6063	4713
4714	6440	4714
4715	1123	4715
4716	4005	4716
4717	1124	4717
4720	1805	4720
4721	2240	4721
4722	1617	4722
4723	2440	4723
4724	2717	4724
4725	2213	4725
4726	1116	4726
4727	0740	4727
4730	1722	4730
4731	4016	4731
4732	1724	4732
4733	4011	4733
4734	1623	4734
4735	2401	4735
4736	1414	4736
4737	0504	4737
4740	0000	4740
4741	0013	4741
4742	2761	4742
4743	6240	4743
4744	2001	4744
4745	2323	4745
4746	5555	4746
4747	7777	4747
4750	0032	4750
4751	4444	4751

TS195M:

/KW12 PASS==(PASS)

/EXIT B CAUSES A RETURN TO 0177

7164
4005
0317
4005
1561
6255
6060
6063
6440
1123
4005
1124
1805
2240
1617
2440
2717
2213
1116
0740
1722
4016
1724
4011
1623
2401
1414
0504
0000
0013
2761
6240
2001
2323
5555
7777
0032
4444

S

ASC11 5026
 BELLS 5200
 BK43 1972
 BK47 1775
 BK55 2375
 CLAB 6153
 CLBA 6156
 CLCA 6137
 CLCN 6134
 CLCR 6132
 CLR 6011
 CLSA 6135
 CLSK 6131
 CNTR 6025
 CRLF 6154
 DATA 5115
 DATVP 5153
 DN43 6022
 DN47 6023
 DNS5 6024
 ENROR 6026
 ERROR8 5020
 ESP 6004
 EXIT 6009
 EXITA 7777
 EXITB 4444
 F043 1603
 F055 2600
 F061 2600
 HERE 5137
 K000 6074
 K0001 6075
 K0002 6076
 K0003 6077
 K0004 6100
 K0007 6101
 K0010 6102
 K0012 6103
 K0014 6104
 K0015 6105
 K0017 6107
 K0020 6107
 K0037 6110
 K0040 6111
 K0060 6112
 K0077 6113
 K0100 6114
 K0177 6115
 K0200 6116
 K0212 6175

K0215 5174
 K0300 6180
 K0377 6181
 K0400 6182
 K0500 6183
 K0600 6184
 K0700 6185
 K0777 6186
 K1000 6187
 K1000 6188
 K1026 6189
 K1777 6191
 K200 6192
 K200 6193
 K200 6194
 K300 6195
 K300 6196
 K3777 6197
 K400 6198
 K4100 6199
 K4100 6200
 K5100 6201
 K5292 6202
 K5999 6203
 K6000 6204
 K7774 6205
 KENA 6072
 KPRE 6071
 KRTE 6070
 LDVI 6200
 LING 6201
 LOGA 1440
 LOG8 1472
 LOCC 1442
 LOGD 2751
 LOGE 2753
 LOGF 2774
 LOGG 3026
 LOGH 3040
 LOGI 3062
 LDCJ 4332
 LSTERM 6027
 M0001 6044
 M0002 6145
 M0004 6146
 M0010 6147
 M0020 6150
 M0040 6151
 M0042 6152
 M0100 6153
 M0200 6154
 M0400 6155
 M1000 6156
 M1400 6157
 M2000 6160
 M4000 6161

M4444 0162
 M5400 0163
 NERROR 0030
 NERROR5 5000
 OGYTP 5133
 OUTPAS 0031
 PASS 0032
 PDP 0002
 PINT 0010
 PNTA 0033
 PNTB 0034
 PNTC 0035
 PNTD 0036
 PNTE 0037
 PNTE 0040
 PNTF 0040
 PNTG 0041
 PNTH 0042
 PNTI 0043
 PNTJ 0044
 RANDOM 0045
 RANDV 5210
 REBO 5140
 REGA 0046
 REG8 0047
 REGC 0000
 REGT 0051
 RESET 3754
 RETURN 0052
 RNA 5240
 RND 5241
 RND 5202
 RND 5202
 RNRD 0053
 SAMA 0101
 SEND 0054
 SET 0055
 SEIN 5252
 SPACE 0056
 TSP10 0201
 TSP10M 5261
 TSP11 0217
 TSP11M 5301
 TSP12 0235
 TSP12M 5317
 TSP13 0234
 TSP13M 5335
 TSP14 0274
 TSP14M 5353
 TSP15 0315
 TSP15M 5371
 TSP16 0340
 TSP16M 5413

TSP17 0403
 TSP17M 5434
 TSP18 0466
 TSP18M 5459
 TSP19 0550
 TSP19M 5476
 TSP20 0566
 TSP20M 5916
 TSP21 0616
 TSP21M 5540
 TSP22 0643
 TSP22M 5936
 TSP23 0672
 TSP23M 5976
 TSP24 0721
 TSP24M 5614
 TSP25 0753
 TSP25M 5032
 TSP26 1012
 TSP26M 5653
 TSP27 1043
 TSP27M 5676
 TSP28 1077
 TSP28M 5722
 TSP29 1131
 TSP29M 5747
 TSP30 1156
 TSP30M 5774
 TSP31 1205
 TSP31M 6021
 TSP32 1245
 TSP32M 6056
 TSP33 1276
 TSP33M 6102
 TSP34 1312
 TSP34M 6126
 TSP35 1345
 TSP35M 6192
 TSP35M 6192
 TSP35M 6192
 TSP36 1404
 TSP36M 6177
 TSP37 1432
 TSP37M 6217
 TSP38 1447
 TSP38M 6240
 TSP39 1464
 TSP39M 6297
 TSP40 1502
 TSP40M 6277
 TSP41 1515
 TSP41M 6320
 TSP42 1534

TS142M 6340
 TS143 1553
 TS143M 6360
 TS144 1613
 TS144M 6377
 TS145 1653
 TS145M 6416
 TS146 -1714
 TS146M 6435
 TS147 1735
 TS147M 6454
 TS148 2016
 TS148M 6473
 TS149 2097
 TS149M 6512
 TS150 2120
 TS150M 6531
 TS151 2161
 TS151M 6550
 TS152 2222
 TS152M 6567
 TS153 2263
 TS153M 6606
 TS154 2324
 TS154M 6625
 TS155 2365
 TS155M 6644
 TS156 2412
 TS156M 6661
 TS157 2437
 TS157M 6676
 TS158 2471
 TS158M 6713
 TS159 2520
 TS159M 6727
 TS160 2557
 TS160M 6745
 TS161 2604
 TS161M 6766
 TS162 2635
 TS162M 7010
 TS163 2666
 TS163M 7032
 TS164 2721
 TS164M 7054
 TS165 2741
 TS165M 7072
 TS166 2764
 TS166M 7112
 TS166N 8060
 TS167 3004

TS167M 7133
 TS168 3027
 TS168M 7132
 TS169 3050
 TS169M 7173
 TS170 3075
 TS170M 7212
 TS171 3127
 TS171M 7240
 TS172 3161
 TS172M 7266
 TS173 3213
 TS173M 7314
 TS174 3263
 TS174M 7333
 TS175 3324
 TS175M 7355
 TS176 3362
 TS176M 7376
 TS177 3406
 TS177M 7423
 TS178 3452
 TS178M 7482
 TS179 3483
 TS179M 7497
 TS180 3515
 TS180M 7511
 TS181 3545
 TS181M 7522
 TS182 3584
 TS182M 7534
 TS183 3607
 TS183M 7533
 TS184 3636
 TS184M 7537
 TS185 3667
 TS185M 7538
 TS186 4403
 TS186M 7534
 TS187 3763
 TS187M 7532
 TS188 4032
 TS188M 7532
 TS189 4064
 TS189M 7524
 TS190 4120
 TS190M 7552
 TS191 4162
 TS191M 7591
 TS192 4215
 TS192M 7626
 TS193 4250

TS193M 4654
 TS194 4270
 TS194M 4702
 TS195 4321
 TS195M 4741
 TYPE 0069
 TYPECH 5100
 TYPCH 5243
 TYPCH 0066
 UP43 0066
 UP55 0067
 UP61 0070

ERRORS DETECTED: 0

LINKS GENERATED: 0

RUN-TIME: 29 SECONDS

3K CORE USED