

A Division of Pertec Computer Corporation 6741 VARIEL AVENUE - CANOGA PARK - CALIFORNIA 91303 - PHONE: (213) 348-1391 TELEX/TWX 910-494-2788

> OPERATOR'S MANUAL iCOM MACRO ASSEMBLER

© August, 1976

iCOM MACRO ASSEMBLER

The iCOM Macro Assembler, used in conjunction with the iCOM Text Editor and FDOS-II on the iCOM Floppy Disk System provides the programmer the necessary tools for rapid, efficient software development.

The following text is intended as a guide and reference for those already experienced in Assembly Language programming.

Section I deals with the 8080 Assembly Language instructions required by the iCOM Assembler to produce executable object code.

Section II discusses the psuedo-instructions used by the iCOM Assembler to assist the programmer with his programming task.

Section III describes the macro capability of the iCOM Assembler, a feature which facilitates greater ease and efficiency in software development.

ERRATA SHEET

Make the following changes to the label examples:

Page	Was	Is
	Label	Label
44	SPRT:	SPRT
45	SPRT:	SPRT
46	name:	name
46	LOAD:	LOAD
47	PSMG:	PSMG
48	MDE C:	MDEC



iCOM MACRO ASSEMBLER

8080 ASSEMBLY LANGUAGE INSTRUCTIONS

CONTENTS

OPERAT	TION		1
SECTIO	I NC	- ASSEMBLY LANGUAGE INSTRUCTIONS	
I.	Stat A. B. C. D.	tement Mnemonics Label Field Code Field Operand Field Comment Field	2 3 4 4 10
II.	Data A. B. C.	a Statements DB - Define Byte DW - Define Word DS - Define Storage	11 12 12
III.	Carı A. B.	ry Bit Instructions STC - Set Carry CMC - Complement Carry	13 13
IV.	Sing A. B. C. D.	gle Register Instructions INR - Increment Register or Memory DCR - Decrement Register or Memory CMA - Complement Accumulator DAA - Decimal Adjust Accumulator	14 14 14 15
v.	NOP	- No Operation	16
VI.	Data A. B. C.	a Transfer Instructions MOV - Move STAX - Store Accumulator LDAX - Load Accumulator	17 18 18
VII.	Regi A. B.	ister or Memory to Accumulator Instructions ADD - Add Register or Memory to Accumulator ADC - Add Register or Memory to Accumulator with Carry	19 19
	с.	SUB - Subtract Register or Memory from Accumulator	20
	D.	SBB - Subtract Register or Memory from Accumulator with Borrow	20
	Ε.	ANA - Logical AND Register or Memory with Accumulator	20
	F.	<pre>XRA - Logical EXCLUSIVE-OR Register or Memory with Accumulator</pre>	21
	G.	ORA - Logical OR Register or Memory with Accumulator	21

	H. CMP - Compare Register or Memory with 2 Accumulator	21
VIII.	Rotate Accumulator InstructionsA. RLC - Rotate Accumulator LeftB. RRC - Rotate Accumulator RightC. RAL - Rotate Accumulator Left through CarryD. RAR - Rotate Accumulator Right through Carry	22 22 22 23
IX.	Register Pair InstructionsA. PUSH - Push Data onto Stack2B. POP - Pop Data Off Stack2C. DAD - Double Add2D. INX - Increment Register Pair2E. DCX - Decrement Register Pair2F. XCHG - Exchange Registers2G. XTHL - Exchange Stack2H. SPHL - Load SP from H and L2	24 25 225 226 226 226 226
х.	<pre>Immediate instructions A. LXI - Load Register Pair Immediate 2 B. MVI - Move Immediate Data 2 C. ADI - Add Immediate to Accumulator 2 D. ACI - Add Immediate to Accumulator with Carry 2 E. SUI - Subtract Immediate from Accumulator 2 F. SBI - Subtract Immediate from Accumulator 2 G. ANI - AND Immediate with Accumulator 2 H. XRI - EXCLUSIVE-OR Immediate with Accumulator 2 I. ORI - OR Immediate with Accumulator 3 </pre>	27 28 28 28 28 29 29 29 29 29 29
XI.	Direct Addressing Instructions A. STA - Store Accumulator Direct 3 B. LDA - Load Accumulator Direct 3 C. SHLD - Store H and L Direct 3 D. LHLD - Load H and L Direct 3	31 31 31 31
XII.	Jump InstructionsA. PCHL - Load Program CounterB. JMP - JumpC. JC - Jump if CarryD. JNC - Jump if No CarryE. JZ - Jump if ZeroF. JNZ - Jump if Not ZeroG. JM - Jump if MinusH. JP - Jump if PositiveI. JPE - Jump if Parity EvenJ. JPO - Jump if Parity Odd	32 32 33 33 33 33 33 33 33 33 33

PAGE

ii.

XIII.	Call Subroutine Instructions	
	A. CALL - Call	34
	B. CC - Call if Carry	34
	C. CNC - Call if No Carry	34
	D. C_{7} - Call if Zero	35
	E. $CNZ - Call if Not Zero$	35
	F CM - Call if Minus	35
	C CP - Call if Plus	35
	H CDF - Call if Parity Even	35
	I CPO - Call if Parity Odd	35
	1. Cro call if failing out	
XTV.	Return from Subroutine Instructions	
	A. RET - Return	36
	B BC - Return if Carry	36
	C BNC - Return if No Carry	36
	D. $RZ - Return if Zero$	36
	E. $RNZ - Return if Not Zero$	37
	F = RM - Return if Minus	37
	$G_{\rm r}$ RP - Return if Plus	37
	H. RPE - Return if Parity Even	37
	L. RPO - Return if Parity Odd	37
	1. Mo Meetin II fulley oud	3,
XV.	Restart Instruction	
	RST - Restart	38
		- •
XVI.	Interrupt Flip-Flop Instructions	
	A. EI - Enable Interrupts	39
	B. DI - Disable Interrupts	39
	*	
XVII.	Input/Output Instructions	
	A. IN - Input	40
	B. OUT - Output	40
	-	
XVIII.	Halt Instruction	
	HLT - Halt	40
SECTI	ON II - PSEUDO INSTRUCTIONS	
Α.	ORG - Origin	42
в.	EQU - Equate	42
с.	SET - Set	42
D.	END - End of Assembly	42
Ε.	IF and ENDIF - Conditional Assembly	42
F.	MACRO and ENDM - Macro Definition	43

PAGE

SECTION III - MACRO PROGRAMMING

Α.	OPERATION	44
	1. Definition	45
	2. Reference	45
	3. Expansion	45
в.	MACRO TERMS AND IMPLEMENTATION	
	1. Definition	46
	2. Reference	47
	3. Expansion	48
с.	LABELS AND NAMES	
	1. Instruction Labels	49
	2. Equate Names	50
	3. Set Names	51
D.	MACRO PARAMETER SUBSTITUTION	52
APPEN	IDIX - MNEMONIC INDEX	I.

OPERATION OF THE

icom macro assembler

Execution of the Assembler is accomplished from FDOS by the command:

ASMB, INPUT-FILE-NAME, OUTPUT-FILE-NAME, PASS (Cr)

This command assumes (1) the diskette in drive Ø is a systems diskette, (2) the input file (INPUT-FILE-NAME) is present on a diskette in drive and consists of 8080 source code, and (3) sufficient space exists on the output diskette to accomodate the resulting object code file (OUTPUT-FILE-NAME) or source listing file, if either is requested.

PASS determines the type of output generated, as follows:

PASS VALUE	OUTPUT
2	Source listing on the list device
3	Executable object code in hexidecimal format on the output file
4	Both a source listing and object file
5	Source listing on the output file

SECTION I

8080 ASSEMBLY LANGUAGE INSTRUCTIONS

FOR THE

iCOM MACRO ASSEMBLER

The following statement format is required by the iCOM Macro Assembler to produce object code which is to be executed.

I. STATEMENT MNEMONICS

An instruction consists of up to four parts, or FIELDS. They are:

- A. LABEL (Field 1) The instruction's name. Used to reference the instruction.
- B. CODE (Field 2) Defines operation to be performed by instructions.
- C. OPERAND (Field 3) Provides address or data information needed by the CODE field.
- D. COMMENT (Field 4) Used for programmer's clarification, but is ignored by the Assembler. Using COMMENTS makes the operator's program more readable by describing each operation in the program.

EXAMPLE:

LABEL	CODE	OPERAND	COMMENT
START:	LXI	SP,STACK	; Set stack pointer
STEND:	DB	20H	; Create one byte data
STACK:	EQU	Ølfffh	; Top of stack
	MVI	A,2ØH	; Set A to ASCII space

A. LABEL FIELD

Only alphanumeric characters, or one of the special characters listed below may be used as the first character of a label. The label may be up to five characters long, and a colon (:) must follow the last character.

EXAMPLE: Special Characters

@ At sign

? Question mark

EXAMPLE: Valid Label Fields

LABEL:

F14F:

@JMP:

?MVI:

.

Instructions which may not be used as LABELS are operation codes, pseudo-instructions and register names defined within the Assembler, (described in Section II).

If a label has more than five characters, only the first five will be recognized:

INSTRUCTION: will be read as INSTR:

Labels serve as instruction addresses and cannot be duplicated. One instruction, however, may have more than one label, as follows:

EXAMPLE	E:			
	LBLØ1:			; First label
	LBL Ø2:	MVI	A,2ØH	; Second label
		ADD	В	
		JZ	LBL Ø 1	
		ADD	С	
		JNZ	LBLØ2	

Each JMP instruction will cause program control to be transferred to the same MVI instruction.

B. CODE FIELD

The CODE field contains a code which identifies the machine operation to be performed. These are referred to as Op CODES and include such instructions as ADD, SUBTRACT, JUMP, etc. For example, the JUMP instruction is identified by the letters JUM. These letters must appear in the CODE field to identify the instruction as JUMP, and there must be at least one space following the CODE field.

EXAMPLE: BEGIN: JMP START

INCORRECT: BEGIN: JMPSTART

C. OPERAND FIELD

The OPERAND field contains information used together with the CODE field to define the operation to be performed by the instruction. The OPERAND field may be absent or may consist of one item, or two items separated by a comma, depending upon the CODE field.

Four types of information that may be entered as items of an OPERAND field, may be specified in the following nine ways:

OPERAND FIELD

INFORMATION REQUIRED: WAYS OF SPECIFYING INFORMATION:

Register Register Pair Immediate Data 16 bit Memory Address Hexadecimal Data Decimal Data Octal Data Binary Data Program Counter (\$) ASCII Constant Labels assigned values Labels of instructions Expressions

WAYS OF SPECIFYING INFORMATION

 HEXADECIMAL DATA--Each hexadecimal number must be followed by a letter "H" and must begin with a numeric digit.

EXAMPLE:

LABEL	CODE	OPERAND	COMMENT
START:	MVI	A, OFFH	; Load Register A with the hexi-
			; decimal value FF

 DECIMAL DATA--Each decimal number may optionally be followed by the letter "D" (decimal), or may stand alone.

EXAMPLE:

LABEL	CODE	OPERAND	COMMENT
START:	MVI	A,255	; Load register A with ; the value 255 (FF hex)

3. OCTAL DATA--Each octal number must be followed by one of the letters "O" or "Q".

EXAMPLE:

START: MVI A,3770 ; Load accumulator with ; octal value 377

4. BINARY DATA--Each binary number must be followed by the letter "B".

EXAMPLE:

START: MVI 111B,1111111B ; Load register A ; with FF

5. CURRENT PROGRAM COUNTER--Specified as the character \$ and is equal to the address of the current instruction.

EXAMPLE:

BEGIN: JMP \$+9

The instruction causes program control to be transferred to the address 9 bytes beyond where the JMP instruction is loaded.

6. ASCII CONSTANT--One or more ASCII characters enclosed in single quotes. Two successive single quotes must be used to represent one single quote within an ASCII constant.

EXAMPLE:

CHARS :	MVI	A,'*'	<pre>; Load A register with ; 8-bit ASCII repre- ; sentation of an as- ; terisk</pre>
CHARS :	DB	*****	; Set data string at ; CHARS to the ASCII ; representation of ; *'*

5

7. LABELS ASSIGNED VALUES--Labels that have been assigned a numeric value by the Assembler are built in and are always active.

LABEL assigned to NUMERIC represent REGISTER

В	0	В
С	1	С
D	2	D
Е	3	E
Н	4	Н
L	5	L
М	6	Memory ref.
А	7	Register A

EXAMPLE: If DATUM has been equated to the hexadecimal F8H, all the following instructions load the D register with the hexidecimal value F8.

CODE	OPERAND	COMMENT
MVI	D, DATUM	
MVI	2,F8H	
MVI	2,DATUM	
	<u>CODE</u> MVI MVI MVI	CODEOPERANDMVID,DATUMMVI2,F8HMVI2,DATUM

8. LABELS OF INSTRUCTION--Labels which appear in the LABEL field of another instruction.

EXAMPLE:

BEGIN:	JMP	START	;	Jump	to	instruc-
			;	tion	at	START
START:	MVI	A,20H				

- 9. EXPRESSIONS--Arithmetic and logical expressions involving data types 1 - 8 connected by the arithmetic operators + (addition), - (unary minus and subtraction), *(multiplication), /(division), MOD (modulo), logical operators NOT, AND, OR, XOR, SHR (shift right), SHL (shift left), and left and right parentheses.
 - . All operators treat their arguments as 16-bit quantities, and generate 16-bit quantities as their result.
 - . The operator + produces the arithmetic sum of its operands.
 - . The operator produces the arithmetic difference of its operand when used as subtraction, or the arithmetic negative of its operand when used as unary minus.

- . The operator * produces the arithmetic product of its operands.
- . The operator / produces the arithmetic integer quotient of its operands, discarding any remainder.
- . The operator MOD produces the integer remainder obtained by dividing the first operand by the second.
- . The operator NOT complements each bit of its operand.
- . The operator AND produces the bit-by-bit logical AND of its operands.
- . The operator OR produces the bit-by-bit logical OR of its operands.
- . The operator XOR produces the bit-by-bit logical EXCLUSIVE-OR of its operands.
- . The SHR and SHL operators are linear shifts which cause the first operand to be shifted, either right or left, respectively, by the number of bit positions specified by the second operand. Zeroes are shifted into the high-order or low-order bits, respectively, of the first operand.

The programmer must insure that the result generated by any operation fits the requirements of the operation being coded. For instance, the operand of an MVI instruction must be an 8-bit value.

EXAMPLE: MVI A, NOT 0

The example shown here is an invalid instruction because NOT 0 produces the 16-bit hexadecimal number FFFF.

EXAMPLE: MVI A, NOT 0 AND OFFH

This instruction is valid since the most significant 8 bits of the result are going to be 0, and the result can be represented in 8 bits. An instruction mnemonic in parentheses is a legal expression of an optional field. Its value is the encoding of the instruction. The following example shows the instruction loading the hexadecimal address (16-bit address of the label LOC shifted right 8 bits) into the A register.

LABEL	CODE	OPERAND
-------	------	---------

LOC: MVI A,LOC SHR 8

EXAMPLE: Instruction will load the value 18+(16/2)=18+8=26(IAH)

SHIFT: MVI D,18+10H/2

EXAMPLE: Instruction defines a byte of value C3H (encoding of a JMP instruction) at location INSTR.

INSTR: DB (JMP)

Operators cause expressions to be evaluated in this order:

- 1. Parenthesized expressions
- 2. *,/, MOD, SHL, SHR
- 3. +,- (unary and binary)
- 4. NOT
- 5. AND
- 6 OR XOR

PARENTHESIZED EXPRESSIONS-- The most deeply parenthesized expressions are evaluated first.

EXAMPLE: The instruction: MVI A,(18+10H)/2 Value to be loaded: (18+8)/2=13 into A register.

MOD, SHL, SHR, NOT, AND, OR, XOR-- All must be separated from their operands by at least one blank space.

- EXAMPLE: MVI A, DATUM ANDOFH is invalid
 - MVI A, DATUM AND OFH is valid

The following four types of information may be specified using any number of all of the above nine data specifications.

1. A register, or code indicating memory reference, may utilize all of the above nine except the current program counter and labels of instruction to specify the register or memory reference. However, specifi-cations must evaluate to a number, 0-7, as follows:

VALUE REGISTER 0 В С 1 2 D 3 Е 4 H 5 L 6 Memory reference 7 A (Accumulator)

EXAMPLE:

LABEL	CODE	OPERAND
INS1:	MVI	REG4,0FFH
INS2:	MVI	4H,2EH
INS3:	MVI	8/2,2EH

If REG4 has been equated to 7, the above instruction will load the value FFH into register 4 (H register).

2. REGISTER PAIRS--Used to serve as the source or destination in a data operation.

REGISTER PAIR SPECIFICATION

Specification	Register Pair
В	Registers B & C
D	Registers D & E
н	Registers H & L
PSW	Program status word and Register A
SP	l6-bit stack pointer register

3. IMMEDIATE DATA--To be used as a data item.

EXAMPLE:	20	()	

LABEL	CODE	OPERAND	COMMENT
START:	MVI	C, DATA	; Load the H register with the ; value of DATA

4. 16-BIT ADDRESS--Label of another instruction in memory. EXAMPLE:

LABEL	CODE	OPERAND	COMMENT
BEGIN	JMP	START	; Jump to the instruction at ; START
	JMP	OE800H	; Jump to address E800H

D. COMMENT FIELD

A single rule governing this field is: comments must begin with the semicolon (;). Comment fields may also appear alone on a line.

EXAMPLE:

BEGIN:	MVI	C,OADH	;	Comment	here	
			; ; ;	Another	comment	here

II. DATA STATEMENTS

The three data statements are:

- DB Define Byte(s) of Data
- DW Define Word (2 bytes) of data
- DS Define Storage (bytes)

Data statements define the ways in which data is specified in, and received by, a program. An 8-bit byte contains one of the 256 possible combinations of zeros and ones, and any specified combination may be interpreted in several ways. The code 1FH may be interpreted, for instance, as a machine instruction (Rotate Accumulator Right Through Carry), as a hexadecimal value 1FH=31D, or as the bit pattern 00011111.

Arithmetic instructions assume that the data bytes upon which they operate are in two's complement format. The result of the operation performed is also two's complement.

A. DB -- Define Byte(s) of Data

FORMAT:	LABEL	CODE	OPERAND
	LABEL:	DB	String

"String" may be a list of:

- Arithmetic and logical expressions using any of the arithmetic and logical operations which evaluate to 8-bit data quantities.
- 2. Strings of ASCII characters surrounded by quotation marks.

The 8-bit value of each expression, or the 8-bit ASCII representation of each character is stored in the next available byte of memory beginning with the byte addressed by LABEL. The most significant bit of each ASCII character is =0.

EXAMPLE:	INSTRUCTION	CODE	OPERAND	ASSEMBLED DATA (Hex)
	DATUM:	DB	OFFH	FF
	STRNG:	DB	'ABC'	414243
	NFVAL:	DB	-05H	FB

B. DW -- Define word (2 bytes) of data

FORMAT: LABEL CODE OPERAND

ADDRS: DW LIST

"List" is the expression(s) which evaluate to 16-bit data quantities. The least significant 8 bits of the expression are stored in the lower address memory byte (LABEL) and the most significant 8 bits are stored in the next higher addressed byte (LABEL+1). (It is standard procedure to reverse the order of the high and low address bytes when storing addresses in memory.)

EXAMPLE:	INSTRUCTION	CODE	OPERAND	DATA (Hex)
	ADDR1:	DW	START	00E8
	ADDR2: ADDR3:	DW DW	4FC2H,4FC3	H C24FC34F

START is the label at E800H. Data are stored with the least significant 8 bits first.

C. DS -- Define Storage (bytes)

FORMAT: VALU: DS exp

"exp" represents a n arithmetic or logical expression.

The value of exp specifies the number of memory bytes to be reserved for data storage. Data values are not assembled into these bytes; the programmer must not assume a data byte to be zero, for instance.

EXAMPLE: The first instruction is assembled VALUE, the second instruction is assembled at memory location VALUE+10.

LABEL	CODE	OPERAND	COMMENT
VALU:	DS	OAH	; Reserve next 10 bytes
	DS	150	; Reserve next 150 bytes

III. CARRY BIT INSTRUCTIONS

FORMAT:

Carry bit instructions operate directly upon the carry bit, and each occupies one byte.

- A. <u>STC</u> -- Set Carry The carry bit is set to one. Condition bits affected is CARRY only.
- B. <u>CMC</u> -- Complement Carry If the carry bit is 0, it is set to 1. If the carry bit is 1, it is reset to 0. Condition bits affected are CARRY.

LABEL	CODE	OPERAND	MACHINE CODE
Label	STC		37
Label	CMC		3f

IV. SINGLE REGISTER INSTRUCTIONS

Single register instructions operate on a single register, or memory location. If a memory reference is specified, the memory byte addressed by the H and L registers is operated upon. The H register holds the most significant 8 bits of the address; the L register holds the least significant 8 bits of the address.

The four single register instructions are:

INR - Increment Register or Memory

DCR - Decrement Register or Memory

CMA - Complement Accumulator

DAA - Decimal Adjust Accumulator

FORMAT	:
--------	---

MACHINE

3C

04

0C

14 1C

24

2C

34

25

2D

35

2F

CODE OPERAND CODE

Ε

Η

L

Μ

Η

 \mathbf{L}

Μ

INR

INR

INR

INR

DCR

DCR

DCR

A. INR -- Increment Register or memory.

The specified register or memory byte is incremented by one. Condition bits affected are ZERO, SIGN, PARITY, AUXILIARY CARRY.

EXAMPLE: If register A contains INR A FEH, the instruction INR A will INR B cause register A to contain FFH. INR C INR D

в. DCR -- Decrement Register or DCR Α 3D 05 Memory. DCR В The specified register or memory DCR С 0 D byte is decremented by one. DCR D 15 DCR Ε lD

C. <u>CMA</u> -- Complement Accumulator. Each bit of the contents of the accumulator is complemented, producing one's complement. CMA --- CMA (continued)

EXAMPLE: If the accumulator contains FOH, the instruction CMA will cause the accumulator to contain OFH.

Accumulator = $1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 = FOH$

Accumulator = $0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1=0$ FH

D. DAA -- Decimal Adjust Accumulator

FORMAT:

The 8-bit hexadecimal number in MACHINE the accumulator is adjusted to form two 4-bit binary-coded decimal digits by the following 2- DAA --- 27 step procedure.

- If the least significant four bits of the accumulator represents a number greater than 9, or if the auxiliary carry bit is equal to one, the accumulator is incremented by six. If neither of these conditions exist, no incrementing occurs.
- 2. If the most significant four bits of the accumulator now represent a number greater than 9, or if the normal carry bit is equal to one, the most significant four bits of the accumulator are incremented by six. If neither of these conditions exist, no incrementing occurs.

If a carry out of the least significant four bits occurs during step #1, the auxiliary carry bit is set. If not, it is unaffected.

If a carry out of the most significant four bits occurs during step #2, the normal carry bit is set. If not, it is unaffected.

The DAA instruction is used when adding decimal numbers. It is the ONLY instruction whose operation is affected by the auxiliary carry bit. Condition bits which are affected are ZERO, SIGN, PARITY, CARRY and AUXILIARY CARRY.

- EXAMPLE: If the accumulator contains 9BH, and both carry bits equal 0, the DAA instruction will operate in the following manner:
- 1. Bits 0-3 are greater than 9, and 6 is added to the accumulator. This addition will generate a carry out of the lower four bits, setting the auxiliary bit.

Bit Number: 76543210 Accumulator: $1 \ 0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 = 9BH$ + 6 =0 1 1 0 $1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 1 = AlH$ Auxiliary Carry = 1 2. Bits 4-7 are now greater than 9, and 6 is added to these bits. This addition will generate a carry-out of the upper four bits, setting the carry bit. Bit Number: 76543210 Accumulator =1 0 1 0 0 0 0 1 = AlH + 6 = 0 1 1 0 0 0 0 0 0 0 0 1 1) Carry = 1

The accumulator will now contain 1, and both carry bits will be = 1.

V. NOP INSTRUCTION

FORMAT:	LABEL	CODE	OPERAND	MACHINE CODE
	Label	NOP		00

The NOP instruction occupies one byte. No operation occurs. Execution continues with the next sequential instruction, and no condition bits are affected.

VI. DATA TRANSFER INSTRUCTIONS

Data transfer instructions transfer data between registers or between memory and registers. The three data transfer instructions are:

MOV - Move

STAX- Store Accumulator

LDAX- Load Accumulator

A. MOV INSTRUCTION

FORMAT:

One byte of data is moved from the source register to the destination register. The data replaces the contents of the destination register. The source register remains unchanged. No condition bits are affected.

EXAMPLE:	CODE	OPERAND	COMMENT
	MOV	A,C	; Move contents of the ; C register to the ; A register
	MOV	M,A	; Move contents of ; the A register to ; the memory byte ; specified by the ; contents of the ; H and L register ; pair
CODE OPERAND	AACHINE CODE	CODE OP	MACHINE PERAND CODE
MOV A.B	78	MOV	.A 4F

MOV MOV MOV MOV MOV MOV	A, B A, C A, D A, E A, H A, L A, M	78 79 7A 7B 7C 7D 7E	MOV MOV MOV MOV MOV MOV	C,A C,B C,D C,E C,H C,L C,M	4 F 48 4A 4B 4C 4D 4E
MOV MOV MOV MOV MOV MOV	B,A B,C B,D B,E B,H B,L BM	47 41 42 43 44 45 46	MOV MOV MOV MOV MOV MOV	D,A D,B D,C D,E D,H D,L D,M	57 50 51 53 54 55 56

MOV INSTRUCTION (continued)

CODE	OPERAND	MACH INE CODE	CODE	OPERAND	MACHINE CODE
MOV	E,A	5F	MOV	L,A	6F
MOV	E,B	58	MOV	L,B	68
MOV	E,C	59	MOV	L,C	69
MOV	E,D	5A	MOV	L,D	6A
MOV	Е,Н	5C	MOV	L,E	6B
MOV	Е,L	5D	MOV	L,H	6C
MOV	E,M	5E	MOV	L,M	6 E
MOV	Н,А	67	MOV	М,А	77
MOV	Н,В	60	MOV	М,В	70
MOV	H,C	61	MOV	M,C	71
MOV	H,D	62	MOV	M,D	72
MOV	H,E	63	MOV	М,Е	73
MOV	H,L	65	MOV	М,Н	74
MOV	Н,М	66	MOV	M,L	75

B. STAX STORE ACCUMULATOR

The contents of the accum-	FORMA	Т:	
ulator are stored in the			MACHINE
memory location addressed	CODE	OPERAND	CODE
by registers B and C, or		<u> </u>	
by registers D and E. No	STAX	В	02
condition bits are affec-			
ted.	STAX	D	12

C. LDAX LOAD ACCUMULATOR

The contents of the memory LDAX B 0A location addressed by registers B and C, or by reg- LDAX D 1A isters D and E, replace the contents of the accumulator. No condition bits are affected.

VII. REGISTER OR MEMORY TO ACCUMULATOR INSTRUCTIONS

Eight instructions operate on the accumulator, using a byte fetched from another register or memory. These instructions occupy one byte. They are:

Α.	ADD	Add register or memory to accumulator
в.	ADC -	Add register or memory to accumulator with carry
с.	SUB	Subtract register or memory from accumulator
D.	SBB -	Subtract register or memory from accumulator
		with borrow
Ε.	ANA -	Logical AND register or memory with accumulator
F.	XRA -	Logical EXCLUSIVE-OR register or memory with
		accumulator
G.	ORA -	Logical OR register or memory with accumulator
Η.	CMP -	Compare register or memory with accumulator

These instructions operate on the accumulator using the byte in the register specified. If a memory reference is specified, the instructions use the byte in the memory location addressed by registers H and L. The H register holds the most significant 8 bits of the address, and the L register holds the least significant 8 bits of the address. The specified byte will remain unchanged by any of the instructions in this category. The result replaces the contents of the accumulator.

A. ADD - Add Register or Memory to Accumulator

The specified byte is added to	FORMAT:			
the contents of the accumulator using two's complement arithme-		CODE OPERAND		
tic. Condition bits affected	ADD	A	87	
ALC: CARRI, SIGN, ALRO, FARILI,	ADD	В	80	
AUXILIARI CARRI.	ADD	С	81	
	ADD	D	82	
	ADD	E	83	
	ADD	н	84	
	ADD	\mathbf{L}	85	
	ADD	М	86	

0 -

B. <u>ADC</u> - Add Register or Memory to Accumulator with Carry

	ADC	A	01
The specified byte plus the con-	ADC	В	88
tent of the carry bit is added	ADC	С	89
to the contents of the accumula-	ADC	D	8A
tor. Condition bits affected	ADC	Ε	8B
are: CARRY, SIGN, ZERO, PARITY,	ADC	H	8C
AUXILIARY CARRY.	ADC	L	8D
	ADC	М	8E

C. SUB - Subtract Register or Memory from Accumulator

The specified byte is subtracted from the accumulator using two's complement arithmetic. If there is no overflow out of the high-order bit position, (a borrow did not occur) the carry bit is set. If a borrow did occur, the carry bit is reset. Condition bits affected are CARRY, SIGN, ZERO, PARITY, AUXILIARY CARRY.

FURM		
		MACHINE
CODE	OPERAND	CODE
SUB	A	97
SUB	в	90
SUB	С	91
SUB	D	92
SUB	E	93
SUB	Н	94
SUB	L	95
SUB	М	96

SBB

9E

Μ

D. <u>SBB</u> - Subtract Register or Memory from Accumulator with Borrow

The carry bit is internally	SBB	Α	9F
added to the contents of the	SBB	В	98
specified byte. The value is	SBB	С	99
then subtracted from the ac-	SBB	D	9A
cumulator using two's comple-	SBB	Ε	9B
ment arithmetic.	SBB	Н	9C
	SBB	L	9 D

This instruction is used when performing subtractions. It adjusts the result of subtracting two bytes when a previous subtraction has produced a negative result. Condition bits affected are: CARRY, SIGN, ZERO, PARITY, and AUXILIARY CARRY.

E. ANA - Logical AND Register or Memory with Accumulator

The specified byte is logi-	ANA	А	A7
cally ANDed, bit-by-bit, with	ANA	В	A0
the contents of the accumulator.	ANA	С	Al
The carry bit is reset to zero.	ANA	D	A2
The logical AND function of two	ANA	E	A3
bits is one if both the bits	ANA	Н	A4
equal one.	ANA	\mathbf{L}	A5
-	ANA	М	A6

F. <u>XRA</u> - Logical EXCLUSIVE-OR Register or Memory with Zero Accumulator

The specified byte is EXCLUSIVE-FORMAT: ORed, bit-by-bit with the con-MACHINE tents of the accumulator. CODE OPERAND The CODE carry bit is reset to zero. XRA A AF The EXCLUSIVE-OR function of XRA В A8 two bits equals one if the val-XRA С A9 ues of the bits are different. XRA D AA Condition bits affected are CARRY, XRA Ε AB ZERO, SIGN and PARITY. XRA Η AC XRA L AD

XRA

Μ

AE

G. ORA - Logical OR Register or Memory with Accumulator

B7 The specified byte is logically ORA Α ORed, bit-by-bit, with the con-ORA B **B**0 tents of the accumulator. The ORA С B1 carry bit is reset to zero. ORA D B2 Ε The logical OR function of two ORA **B**3 bits equals zero if both the bits ORA Η B4 equal zero. Condition bits affec-ORA \mathbf{L} B5 ted are CARRY, ZERO, SIGN and ORA Μ **B6** PARITY.

H. CMP - Compare Register or Memory with Accumulator

 \mathbf{BF} The specified byte is compared CMP A to the contents of the accumula-CMP **B**8 В tor. The comparison is performed CMP С B9 by internally subtracting the CMP D BA contents of the specified regi-Ε CMP BB ster from the accumulator, leav-CMP Η BC ing both unchanged, and setting CMP L BD CMP the condition bits according to Μ BE the result. The zero bit is set if the quantities are equal, and reset if they are not. Since a subtract operation occurs, the carry bit is set if there is no overflow out of bit 7, indicating that the contents of the specified register are greater than the contents of the accumulator. If there is overflow out of bit 7, the carry bit is If the two quantities to be compared differ in reset. sign, the sense of the carry bit is reversed. Condition bits affected are CARRY, ZERO, SIGN, PARITY and AUXILIARY CARRY.

VIII. ROTATE ACCUMULATOR INSTRUCTIONS

When specifying instructions which rotate the contents of the accumulator, no memory locations, or other registers, are referenced. The four Rotate Accumulator Instructions are:

A.	RLC	-	Rotate	Accumulator	Left
В.	RRC	-	Rotate	Accumulator	Right
с.	RAL	-	Rotate	Accumulator	Left through Carry
D.	RAR	-	Rotate	Accumulator	Right through Carry

		FORMAT:			
		CODE	OPERAND	MACHINE CODE	
Α.	<u>RLC</u> - Rotate Accumulator Left	RLC		07	
	The carry bit is set equal to the high-order bit of the accumulator. The contents of the accumulator are rotated one bit position to the left, and the high-order bit is transferred to the low-order bit position of the accumulator, and to the carry bit. Condition bit affected is CARRY.				
в.	<u>RRC</u> - Rotate Accumulator Right	RRC		OF	
	The carry bit is set equal to the low-order bit of the accumulator. The contents of the accumulator are rotated one bit position to the right, with the low-order bit be- ing transferred to the high-order bit position of the accumulator, and to the carry bit. Condition bit affected is CARRY.				
с.	RAL - Rotate Accumulator Left through	gh Cai	rry		
	The contents of the accumulator are rotated one bit position to the left. The high-order bit of the accumulator replaces the carry bit, and the carry bit replaces the low-order bit of the accumu- lator. Condition bit affected is CARRY.	RAL		17	

D. <u>RAR</u> - Rotate Accumulator Right through Carry

The contents of the accumulator	FORM	AT :	WA OWTHIN
are rotated one bit position to	CODE	OPERAND	CODE
the accumulator replaces the car-	RAR		1F
es the high-order bit of the accum-			
ulator. Condition bit affected is CARRY.			

,

IX. REGISTER PAIR INSTRUCTIONS

Register pair instructions operate on pairs of registers. The eight register pair instructions are:

|--|

- Β. POP - Pop Data off Stack
- c. DAD - Double Add

Α.

- INX Increment Register Pair D.
- DCX Decrement Register Pair Ε.
- XCHG Exchange Registers F.
- G.
- XTHL Exhange Stack SPHL Load SP from H and L H.

	FORMAT:	
PUSH - Push Data Onto Stack	CODE OPERAND	MACHINE CODE
The contents of the specified reg- ister pair are saved in the two bytes of memory indicated by the stack pointer (SP). The contents of the first register are saved at the memory address one less than the address indicated by the stack pointer. The contents of the second register are saved at the address two less than the address indicated by the stack pointer. If register pair PSW is specified, the first byte of information saved holds the set- tings of the five condition bits. Condition bits saved are CARRY, ZERO, SIGN, PARITY and AUXILIARY CARRY.	PUSH PSW PUSH B PUSH D PUSH H	F5 C5 D5 E5
After the data has been saved, stack pointer is decremented by two. No condition bits are affected.	EXAMPLE: Using S Z 0 $\frac{1}{2}$ $\frac{Bit}{7}$ S - State 6 Z - State 5 0 - Alway 4 A - State Carry 3 0 - Alway 2 P - State 1 1 - Alway 0 C - State	A 0 P 1 C e of sign bit e of Zero bit ys 0 e of Auxiliary y Bit ys 0 e of Parity bit ys 1 e of Carry bit

B. POP - Pop Data Off Stack

The contents of the specified register pair are restored from two bytes of memory indicated by the stack pointer SP. The byte of data at the memory address indicated by SP is loaded into the second register of the register pair. The byte of data at the address one greater than the address indicated by SP is loaded into the first register of the pair. If PSW is specified, the byte of data indicated by the contents of the stack pointer is used to restore the A register and the byte of data indicated by the contents of the s tack pointer, plus one, is used to restore the values of the five condition bits using the example described in (A) PUSH. The five condition bits affected are CARRY, ZERO, SIGN, PARITY and AUXILIARY CARRY. If pair PSW is not specified no condition bits are affected. After the data is restored, the stack pointer is incremented by two. C ondition bits affected are POP PSW.

		MACHINE
CODE	OPERAND	CODE
POP	PSW	Fl
POP	В	C1
POP	D	Dl
POP	н	El

FORMAT:

с.	DAD - Double Add	DAD	В	09
	The 16-bit number in the spe- cified register pair is added to the 16-bit number held in the H and L registers, using two's complement arithmetic. The re- sult replaces the contents of the H and L registers. If a carry out of bit 16 results from the	DAD DAD DAD	D H SP	19 29 39

ted is CARRY.

DAD operation, the carry bit is set to 1. Condition bit affec-

25

	i	FORMA	AT:		
				MACHINE	
D.	<u>INX</u> - Increment Register Pair	CODE	OPERAND	CODE	\mathcal{I}
	The 16-bit number is held in	INX	В	03	
	the specified register pair	INX	D	13	
	and is incremented by one. No	INX	н	23	
	condition bits are affected.	INX	SP	33	
Е.	<u>DCX</u> - Decrement Register Pair	DCX	В	0B	
	_, _, _, , , , , , , , , , , , , , , ,	DCX	D	IB	
	The 16-bit number held in the specified register pair is decre- mented by one. No condition bits are affected.	DC X DC X	H SP	2B 35	
F.	<u>XCHG</u> - Exchange Registers	XCHG		EB	
	The 16 bits of data held in the H and L registers are exchanged with the 16 bits of data held in the D and E registers. No con- dition bits are affected.				
G.	\underline{XTHL} - Exchange Stack with H and L	XTHL		E3	
	The contents of the L register are exchanged with the contents of the memory byte whose address resides in the stack pointer. The contents of the H register are exchanged with the contents of the memory byte whose address is one greater than the one held in the stack pointer. No con- dition bits are affected.				
н.	<u>SPHL</u> - Load SP from H and L	SPHL		F9	
	The 16 bits of data held in the H and L registers replace the contents of the stack pointer. The contents of the H and L reg- isters are not changed. No con- dition bits are affected.				

X. IMMEDIATE INSTRUCTIONS

The remaining iCOM assembly language instructions perform operations using a byte-, or bytes, of data which are part of the instruction itself. Listed below are those ten instructions and their definitions.

Instructions in this section occupy two or three bytes of data. The LXI occupies 3 bytes, and the remaining instructions occupy two bytes. Except for the LXI and MVI instructions, all instructions in this section operate on the accumulator or the memory byte specified by the contents of the H and L register pair, using one byte of immediate data. The result replaces the contents of the accumulator.

The ten IMMEDIATE instructions are:

Α.	LXI -	Load Register Pair Immediate
в.	MVI -	Move Immediate Data
с.	ADI -	Add Immediate to Accumulator
D.	ACI -	Add Immediate to Accumulator with Carry
Ε.	SUI -	Subtract Immediate From Accumulator
F.	SBI -	Subtract Immediate from Accumulator with Borrow
G.	ANI [`] -	AND Immediate with Accumulator
H.	XRI -	EXCLUSIVE-OR Immediate with Accumulator
I.	ORI -	OR immediate with Accumulator
J.	CPI -	Compare Immediate with Accumulator

FORMAT:

A.	LXI -	Load Re	gister	Pair			MACHINE
		Immedia	te		CODE	OPERAND	CODE
							~ •

The LXI instruction operates on LXI B,data 01 the specified register pair, using LXI D,data 11 H,data 21 two bytes of immediate data. LXI LXI SP,data 31 The third byte of the instruction (most significant 8 bits of the 16-bit immediate data) is loaded into the first register of the specified pair and the second byte of the instruction (the least significant 8 bits of the 16-bit immediate data) is loaded into the second register of the specified pair. If SP is specified as the register pair, the second byte of the instruction replaces the least significant 8 bits of the stack pointer, and the third byte of the instruction replaces the most significant 8 bits of the stack pointer. No condition bits are affected.

The immediate data for LXI is a 16-bit quantity. All other immediate instructions require an 8-bit data value.

FORMAT: MACHINE CODE CODE OPERAND Β. MVI - Move Immediate Data A,data 3E MVI 06 MVI B,data The MVI instruction operates on MVI C,data **0**E the specified register using one MVI D,data 16 byte of immediate data. If a MVI E,data 1E memory reference is specified, MVI H,data 26 2E the instruction operates on the L,data MVI memory location addressed by req-MVI M,data 36 isters H and L. The H register holds the most significant 8 bits and the L register holds the least significant 8 bits of the address. The byte of immediate data is stored in the specified register, or memory byte. No condition bits are affected. с. ADI - Add Immediate to Accumulator C6 ADI data The byte of immediate data is added to the contents of the accumulator using two's complement arithmetic. Condition bits which are affected are CARRY, SIGN, ZERO, PARITY and AUXILIARY CARRY. D. ACI - Add Immediate to Accumulator data with Carry ACI CE The byte of immediate data is added to the contents of the accumulator, plus the contents of the carry bit. Condition bits affected are CARRY, SIGN, ZERO, PARITY, and AUXILIARY CARRY. SUI - Subtract Immediate from Ε. Accumulator with Borrow SUI D6 data The byte of immediate data is subtracted from the contents of the accumulator using two's complement arithmetic. In this subtraction operation, the carry bit is set, indicating a borrow, provided there is no overflow from the high-order bit position. It is reset if there is an overflow. Condition bits affected are CARRY, SIGN, ZERO, PARITY, and AUXILIARY CARRY.

FORMAT: MACHINE CODE OPERAND CODE F. SBI - Subtract Immediate from Accumulator with Borrow SBI data DE The carry bit is internally added to the byte of immediate data. The value is then subtracted from the accumulator using two's complement arithmetic. The SBI instruction is best utilized when performign multibyte subtractions. In this subtraction operation, the carry bit is set if there is no overflow from the high-order position, and it is reset if there is an overflow. Condition bits affected are CARRY, SIGN, ZERO, PARITY, and AUXILIARY CARRY. ANI - AND Immediate with Accumulator G. ANI data E6 The byte of immediate data is logically ANDed with the contents of the accumulator. The carry bit is reset to zero. Condition bits affected are CARRY, ZERO, SIGN and PARITY. H. XRI - EXCLUSIVE-OR Immediate with Accumulator XRI data ΕE The byte of immediate data is EXCLUSIVE-ORed with the contents of the accumulator. The carry bit is set to zero. Condition bits affected are CARRY, ZERO, SIGN and PARITY. ORI - OR Immediate with I. ORI data F6 Accumulator The byte of immediate data is logically ORed with the contents of the accumulator. The result is stored in the accumulator. The carry bit is reset to zero, and the zero, sign and parity bits are set according to the result. Condition bits affected are CARRY, ZERO, SIGN and PARITY.

29

FORMAT:

CODE OPERAND CODE

MACHINE

J. <u>CPI</u> - Compare Immediate with Accumulator

CPI data FE

The byte of immediate data is compared to the contents of the accumulator. The comparison is performed by internally subtracting the data from the accumulator using two's complement arithmetic, leaving the accumulator unchanged, but setting the condition bits by the result.

For instance, the zero bit is set if the quantities are equal, and reset if they are not equal.

In the CPI instruction a subtract operation is performed. The carry bit is set if there is no overflow from bit 7, indicating the immediate data is greater than the contents of the accumulator. The carry bit will be reset if there is overflow.

If the two quantities to be compared differ in sign, the sense of the carry bit is reversed. Condition bits affected are CARRY, ZERO, SIGN, PARITY and AUXILIARY CARRY.

XI. DIRECT ADDRESSING INSTRUCTIONS

The instructions listed below reference memory by a twobyte address which is part of the instruction. All instructions in this category occupy three bytes. The least significant byte of the address occupies the second byte of the instruction. The most significant byte occupies the third byte of the instruction. The four Direct Addressing Instructions are:

- A. STA Store Accumulator Direct
- B. LDA Load Accumulator Direct
- C. SHLD Store H and L Direct
- D. LHLD Load H and L Direct

		FORMAT		
_		CODE	OPERAND	MACHINE CODE
Α.	<u>STA</u> - Store Accumulator Direct The contents of the accumulator replace the byte at the memory address which is formed by com- bining OK and LOW ADD (byte two of the instruction). No condi- tion bits are affected.	STA	adr	32
в.	<u>LDA</u> - Load Accumulator Direct The byte at the memory address, which is formed by combining HI ADD and LOW ADD, replaces the contents of the accumulator. No condition bits are affected.	LDA	adr	3A
с.	SHLD - Store H and L Direct The contents of the L register are stored at the memory address, formed by combining HI ADD and LOW ADD. Contents of the H regi- ster are stored at the next higher memory address. No condition bits are affected.	SHLD	adr	22
D.	<u>LHLD</u> - Load H and L Direct The byte at the memory address formed by concatenating HI ADD with LOW ADD replaces the contents of the L register. The byte at the next higher memory address replaces the contents of the H register. No condition bits are affected.	LHLD	adr ,	2A

XII. JUMP INSTRUCTIONS

There are ten jump instructions, listed below. These instructions alter the normal execution sequence and each occupies either one or three bytes. The 3-byte instructions cause a transfer of program control. For instance, if the specified condition is true, program execution will continue at the memory address formed by combining the 8 bits of HI ADD (third byte) and the 8 bits of LOW ADD (second byte). If the specified condition is false, program execution will resume with the next sequential instructions.

Jump instruction addresses are stored in memory with the loworder byte first. The ten jump instructions are:

FORMAT:

PCHL

CODE OPERAND

MACHINE

CODE

E9

C3

Α.	PCHL	-	Load	\Pr	ogram Counter
в.	JMP	-	Jump		-
с.	JC	-	Jump	if	Carry
D.	JNC	-	Jump	if	No Carry
Ε.	JZ	-	Jump	if	Zero
F.	JNZ	-	Jump	if	Not Zero
G.	JM	-	Jump	if	Minus
н.	JP	-	Jump	if	Positive
I.	JPE	-	Jump	if	Parity Even
J.	JPO	-	Jump	if	Parity Odd

A. PCHL - Load Program Counter

The contents of the H register replace the most significant 8 bits of the program counter. The contents of the L register replace the least significant 8 bits of the program counter. The program then executes at the address contained in the H and L registers. No condition bits are affected.

B. <u>JMP</u> - Jump JMP adr Program execution continues at specified memory address. No condition bits are affected.

C. <u>JC</u> - Jump if Carry JC adr DA Program execution continues at the specified memory address, if the carry bit is one. No condition bits are affected.

		FORMAT:		
_		CODE	OPERAND	MACHINE CODE
D.	<u>JNC</u> - Jump if No Carry Program execution continues at the specified memory address, if the carry bit is zero. No conditions bits are affected.	JNC	adr	D2
Ε.	\underline{JZ} - Jump if Zero Program execution continues at the specified memory address, if the zero bit is one. No condi- tion bits are affected.	JΖ	adr	CA
F.	<u>JNZ</u> - Jump is Not Zero Program execution continues at specified memory address, if the zero bit is zero. No condition bits are affected.	JNZ	adr	C2
G.	<u>JM</u> - Jump if Minus If the sign bit is one (negative result) program execution contin- ues at the specified memory add- ress. No condition bits are affected.	ЈМ	adr	FA
н.	<u>JP</u> - Jump if Positive Program execution continues at the specified memory address, if the sign bit is zero. No con- dition bits are affected.	JP	adr	F2
I.	<u>JPE</u> - Jump if Parity Even If the parity bit is one (even parity), program execution con- tinues at the specified memory address. No condition bits are affected.	JPE	adr	EA
J.	<u>JPO</u> - Jump if Parity Odd If the parity bit is zero (odd parity), program execution con- tinues at the specified memory address. No condition bits are affected.	JPO	adr	E2

XIII. CALL SUBROUTINE INSTRUCTIONS

There are nine call subroutine instructions which operate much like the JMP instructions in that they cause the transfer of program control. In addition, they cause a return address to be pushed onto the stack for use by the RETURN instructions. (See Section XIV., Return from Subroutine Instructions).

Call subroutine instructions occupy three bytes of memory. Call instructions are stored in memory with the low-order byte first. Subroutines may be called under specified conditions. If the condition is true, a return address is pushed onto the stack and program execution continues at memory address formed by combining the 8 bits of HI ADD and 8 bits of LOW ADD. If the specified condition is false, program execution continues with the next sequential instruction.

The nine call subroutine instructions are:

CALL - Call Α. в. CC - Call if Carry CNC - Call if No Carry с. D. CZ - Call if Zero Ε. CNZ - Call if Not Zero CM - Call if Minus F. G. CP - Call if Plus CPE - Call if Parity Even н. I. CPO - Call if Parity Odd FORMAT: MACHINE CODE CODE OPERAND CALL - Call CALL adr Α. CD A CALL operation is unconditionally performed to the specified address. No condition bits are affected. в. CC - Call if Carry CC adr DC If the carry bit is one, a CALL operation is performed to the specified address. No condition bits are affected. C. CNC - Call if No Carry CNC adr D4 If the carry bit is zero, a call operation is performed to the specified address. No

condition bits are affected.

		FORMA	FORMAT:	
2		CODE	OPERAND	CODE
D.	<u>C2</u> - Call if Zero If the zero bit is one, a call operation is performed to spe- cified address. No condition bits are affected.	CZ	adr	сс
Ε.	CNZ - Call if Not Zero If the zero bit is zero, a call operation is performed to the	CN Z	adr	C4
	bits are affected.			
F.	<u>CM</u> - Call if Minus Call operation is performed to specified address if sign bit is one. No condition bits are affected.	СМ	adr	FC
G.	<u>CP</u> - Call if Plus A call operation is performed to the specified address if the sign bit is zero. No con- dition bits are affected.	СР	adr	F4
н.	<u>CPE</u> - Call if Parity Even A call operation is performed to the specified address, if the parity bit is one. No condi- tion bits are affected.	CPE	adr	EC
I.	<u>CPO</u> - Call if Parity Odd If the parity bit is zero, a call operation is performed to the specified address. No con- dition bits are affected.	CPO	adr	E4

35

Sam

XIV. RETURN FROM SUBROUTINE INSTRUCTIONS

The nine RETURN instructions listed below are used to return from subroutines by popping the last address saved on the stack into the program counter. This causes a transfer of program control to that address. Return instructions occupy one byte.

Return operations are performed upon specified conditions. If the specified condition is true, a return operation is performed. If it is not true, program execution continues with the next sequential instruction.

The nine return instructions are:

A.	RET	-	Return			
в.	RC	-	Return	if	Carry	
с.	RNC	-	Return	if	No Cari	сy
D.	RZ	-	Return	if	Zero	
E.	RNZ	-	Return	if	Not Zei	co
F.	FM	-	Return	if	Minus	
G.	RP		Return	if	Plus	
H.	RPE	-	Return	if	Parity	Even
I.	RPO	-	Return	if	Parity	Odd

		FORMAT:			
		CODE	OPERAND	MACHINE 	
Α.	<u>RET</u> - Return				
	A return operation is uncondi- tionally performed. Execution normally proceeds with the in- struction immediately follow- ing the last call instruction. No condition bits are affected.	RET		C9	
в.	<u>RC</u> - Return if Carry	RC		D8	
	If the carry bit is one, a re- turn operation is performed, and no condition bits are affected.				
с.	RNC - Return if No Carry	RNC		D 0	
	If the zero bit is one, a return operation is performed. No con- dition bits are affected.				
D.	<u>RZ</u> - Return if Zero	RZ		C8	
	A return operation is performed if the zero bit is one. No con- dition bits are affected.				

-			FORMAT:		
E.	<u>RNZ</u> - Return 11 Not Zero	CODE	OPERAND	MACHINE CODE	
	If the zero bit is zero, a re- turn operation is performed. No condition bits are affected.	RNZ		C0	
F.	<u>RM</u> - Return if Minus	RM		F8	
	If the sign bit is one (minus result) a return operation is performed. No condition bits are affected.				
G.	<u>RP</u> - Return if Plus	RP		FO	
	If the sign bit is zero (posi- tive result), a return operation is performed. No condition bits are affected.				
H.	<u>RPE</u> - Return if Parity Even	RPE		E8	
	If the parity bit is one (even parity), a return operation is performed. No condition bits are affected.				
I.	<u>RPO</u> - Return if Parity Odd	RPO		EO	
	If the parity bit is zero (odd parity), a return operation is performed. No condition bits are affected.				

XV. RST (RESTART) INSTRUCTION

	FORMAT:				
The PST instruction a energial	CODE	OPERAND	MACHINE CODE		
ne of instruction, a special	ъсп	٥	C7		
purpose subroutine jump, occu-	RST	0	C7		
pies one byte.	RST	1	CF		
	RST	2	D7		
	RST	3	DF		
	RST	4	E7		
	RST	5	EF		
	RST	6	F7		
	RST	7	FF		

The operand expression must evaluate to a number in the range 0 - 7. The contents of the program counter are pushed onto the stack, providing a return address for later use by a RETURN instruction. Program execution continues at memory address: OPERAND X 8

Normally, this instruction is used in conjunction with up to eight 8-byte routines in the lower 64 words of memory, to provide interrupts processing. The interrupt mechanism causes a specified RST instruction to be executed, and transfers control to a subroutine. For example, RST 1, when executed, would cause program execution to continue at memory location 8.

RETURN then causes the original program to continue execution at the location of the interrupt. No condition bits are affected.

XVI. INTERRUPT FLIP-FLOP INSTRUCTIONS

Interrupts operate directly upon the Interrupt Enable flipflop INTE. These instructions occupy one byte. The two interrupt instructions are:

- A. EI Enable Interrupts
- B. DI Disable Interrupts

		FORMAT:		
		CODE	OPERAND	MACHINE CODE
Α.	<u>EI</u> - Enable Interrupts	EI		FB
	The EI instruction sets the INTE flip-flop, enabling the CPU to recognize and respond to inter- rupts. No condition bits are affected.			
в.	<u>DI</u> - Disable Interrupts	DI		F3
	The DI instruction resets the INTE flip-flop, causing the CPU to ignore all interrupts. No con- dition bits are affected.			

XVII. INPUT/OUTPUT INSTRUCTIONS

The input and output instructions cause data to be input or output from the microprocessor. Instructions in this category occupy two bytes. They are:

A. IN - Input

B. OUT -Output

		FORMAT: CODE OPERAI		
		CODE	OPERAND	MACHINE CODE
Α.	<u>IN</u> - Input	IN	data	DB
	An eight-bit data byte is read from the input port specified by the operand and replaces the contents of the accumulator. No condition bits are affected.			
в.	<u>OUT</u> - Output	OUT	data	D3
	The contents of the accumulator are output to the output port specified by the operand. No condition bits are affected.			
xviII.	HLT - HALT INSTRUCTION	HLT		76
	The HLT instruction occupies one byte.			
	The program counter is incre- mented to the address of the next sequential instruction. The CPU then enters the STOPPED state. There is no further action until an interrupt occurs.			
	If the interrupt system is dis- abled and an HLT instruction is executed, the microprocessor must be powered down and repowered to continue operation. No condition			

bits are affected.

SECTION II

PSEUDO INSTRUCTIONS FOR

iCOM MACRO ASSEMBLER

Pseudo-instruction, which are recognized by the Assembler, are sritten the same way as the machine instructions, discussed in Section I, Items III through XVIII. However, the pseudo-instruction does not cause any object code to be generated. Instead it provides the assembler with data for future use while generating object code.

The six-psuedo instructions are:

- A. ORG Origin
- B. EQU Equate
- C. SET Set
- D. END End of Assembly
- E. IF and ENDIF Conditional Assembly
- F. MACRO and ENDM Macro definition

Pseudo-instruction names are not followed by a colon, as are labels. The pseudo-instructions which do require names in the label field are:

MACRO

EQU

SET

Optional labels may be used in the label fields of the remaining pseudo-instructions, as are used on machine instructions.

41

ORG

EOU

SET

END

CODE OPERAND

exp

exp

exp

A. ORG - Origin

The assembler's location counter is set to the value of a 16-bit memory address expression. The first instruction generated after an ORG statement is assembled at the expression, exp, and so forth. If no ORG appears before the first instruction in the program, assembly will begin at location 0.

B. EQU - Equate

The assembler assigns name the value of exp. Subsequently when the name is encountered in the assembly, this value of exp will be used. The EQU symbol may not be redefined. The name in the LABEL field may appear only once for the EQU symbol.

C. SET - Set

A name in the label field is required. Identical to the EQU equation, the SET instruction differs only in that symbols may be defined more than once. The value of exp will always be used in the assembly until changed by a new SET instruction.

D. END - End of Assembly

The end of the program is signified by use of the END statement. Only one END statement may appear in the assembly and is the last statement input. Object program and listing of the source program may now begin. END is a required statement.

E. IF and ENDIF - Conditional Assembly

The assembler evaluates exp, and if evaluated to zero, the statements between IF and ENDIF are disregarded. If not zero, the statements are assembled as if the IF and ENDIF did not exist. IF exp statements ENDIF ---

FORMAT:

CODE OPERAND

F. MACRO and ENDM - Macro Definition

Name in the label field is required. For a complete explanation of programming with macros, see Section III following this section.

The assembler accepts statements between MACRO and ENDM as the definition of the macro "name". When name is encountered in the code field, the assembler substitutes the specification in the operand field for occurrences of "list" in the macro definition. The statements are then assembled.

The pseudo-instruction MACRO may not appear in the list of statements between MACRO and ENDM. Macros may not be used to define other macros. MACRO list

Statements

ENDM ----

SECTION III

MACRO PROGRAMMING FOR

THE

iCOM MACRO ASSEMBLER

Macros provide an important tool which can increase the efficiency and readability of the program. Its compiler capabilities make the assembly program much more powerful in that large programs may be divided into segments for separate testing. In addition, macros provide the programmer extensive analyzing capabilities in debugging. When the user becomes fully familiar with the use of macros, he will find he has a valuable means for tailoring programming to his particular needs.

The user will therefore utilize macro programming to decrease debugging time, reduce the drudgery of often-repeated groups of instructions, and reduce duplication of efforts between programmers.

A. OPERATION

LABEL CODE

The macro name and its representative instructions are selected by the programmer. The macro name, or symbol specified to the assembler, appears in the code field and represents a group of instructions.

EXAMPLE: This macro will print the contents of the accumulator, after shifting it, to the right one bit, and a zero will shift to the high order bit position. This macro will be called SHPRT, and is defined by writing the following instructions:

COMMENT

SHPRT:	MACRO RRC ANI MOV C,A CALL ENDM	7FH СО	; Rotate accumulator right ; Clear high order bit ; ; Output to console

OPERAND

The macro may be referenced later in the program by using this instruction:

LABEL	CODE	OPERAND	COMMENT	

LDA	TEMP	;	Load	Accumulator
SHPRT		;		

This would be the same as writing:

LDA TEMP ; Load Accumulator RRC ANI 7FH MOV C,A CALL CO

As demonstrated above, three aspects of macros are immediately available to the programmer:

- 2. REFERENCE
- 3. EXPANSION
- Definition specifies the sequence the instructions will take. SHPRT is used to specify the four instructions in the code field. Each macro need be specified only once in the program.

EXAMPLE: LABEL CODE OPERAND SHPRT: MACRO RRC ANI 7FH MOV C,A CALL CO ENDM

2. <u>Reference</u> specifies the macro at a point in the program, and the macro may be referenced in any number of statements by inserting the macro name in the code field:

LDA	TEMP			
SHPRT		;	Macro	referenced
STA	TEMP			

3. Expansion is the complete instruction sequence represented by the macro reference. The macro expansion will be present in its machine language equivalent and will be generated by the assembler in the object program:

LDA	TEMP .			
RRC		;	Macro	referenced
ANI	7FH			
MOV	C,A			
CALL	CÓ			
STA	TEMP			

B. MACRO TERMS AND IMPLEMENTATION

A macro must first be defined, then referenced, and each reference must have an equivalent expansion. Each of the three aspects of a macro is discussed below.

FORMAT:

LABEL CODE OPERAND

1. MACRO DEFINITION

The macro definition indiname: MACRO list cates to the assembler that the symbol "name" is the equiva-(....macro body....) lent to the group of statements residing between the pseudo ENDM instructions MACRO and ENDM. The macro definition does not produce assembled data in the object program. The macro body, or group of statements, may be assembly language instructions, pseudo-instructions except MACRO or ENDM, comments or references to other macros.

Expressions indicating parameters specified by a macro reference is called "list". These expressions are replaced in the macro body and serve to designate the location of macro parameters. "list" expressions are called "dummy parameters".

This macro takes the memory LOAD: address of the label specified by the macro reference, loads the address into the H register and loads the least significant 8 bits into the B register.	MACRO LXI MVI ENDM	ADDR H,ADDR B,ADDR AND OFFH
The reference:	LOAD	LABEL
Equivalent to the expansion:	LXI MVI	H,LABEL B,LABEL AND OFFH
The reference:	LOAD	INST
Equivalent to the expansion:	MVI	H,INST B,INST AND OFFH

MACRO and END statements tell the assembler than when LOAD appears in the code field the characters in the operand field are to be substituted wherever the symbol ADDR appears in the macro body, and the LXI and MVI instructions are inserted into the statements and assembled.

2. MACRO REFERENCE

The name of a macro appears in the label field of the MACRO pseudo-instruction. A list of expressions is substituted in the operand field, using the first string of "list" to replace every occurrence of the first dummy parameter in the macro body, the second to replace every second occurrence, etc.

If the parameters appearing in the macro reference are fewer than in the definition, a null string is substituted for the remaining expressions. If more parameters appear in the reference than the definition, the extra parameters are ignored.

EXAMPLE: FORMAT:

	LABEL	CODE	OPERAND	<u>C</u>	OMMENT
Using the macro definition:	PMSG:	MACRO LXI MVI CALL ENDM	P1,P2,P3 H,P2 B,P1	; ;	Comment Comment
Reference:		PMSG	MSG1,CNT,ADDR	;;	Print message on device X
Equivalent to Expansion:		LXI MVI CALL	H,MSG1 B,CNT ADDR	;;	Print message on device X
Reference:		PMSG	MSG2, NUMB, ADDI	२2	
Equivalent to Expansion:		LXI MVI CALL	H,MSG2 B,NUMB ADDR2		

3. MACRO EXPANSION

Macro expansion is the result of substituting the macro parameters into the macro body. The expansion statements are assembled into the assembler just as it assembles other statements. For instance, each statement derived from expansion of the macro must be a legal assembler statement.

EXAMPLE: FORMAT:

	LABEL	CODE	OPERAND
Using the macro definition:	MDEC:	MACRO DCX ENDM	Pl Pl
Reference:		MDEC	Н
Result is legal expansion:		DCX	Н
However, using reference:		MDEC	L
Results in illega expansion:	1	DCX	L

This will be flagged as an error.

C. LABELS AND NAMES

Two terms are used to determine how references, definitions and expansions of macros are used.

- GLOBAL: A symbol is globally defined if its value is known and can be referenced by any statement in the program, regardless of whether the statement is the result of expansion of a macro.
- LOCAL: A symbol is locally defined if its value is known and can be referenced only within a specific macro expansion.

1. INSTRUCTION LABELS

A symbol may normally appear in the label field of only one instruction. However, if a label appears in the macro body it will be generated any time the macro is referenced. Macros are treated as local labels to avoid multiple-label conflicts.

To generate a global label, the programmer must type two colons following the label in the macro definition. This global label may be generated just once since it is unique in the program.

EXAMPLE:

FORMAT:

	LABEL	CODE	OPERAND
Definition: If two references to MACl appear in a program, CONTU will be a local label and each	MAC1 CONTU:	MACRO macro JMP ENDM	body CONTU
JMP CONTU instruction refers to the label generated with- in its own expansion:	CONTU :	MACl CONTU macro JMP	body CONTU
If CONTU had been followed, in the macro definition, by two colons (::) CONTU would be generated as a global label by the first reference to MACl, and the second re- ference would be flagged as an error.	CONTU :	MAC1 CONTU macro JMP	body CONTU

2. EQUATE Names

Equate names on statements within a macro are always local, and are always defined within the expansion in which they are generated.

	FORMA	ACCM	
LABEL	CODE	OPERAND	DATA
MAC2 VALU	MACRO EQU DB ENDM	40H VALU	
VALU DB1:	EQU DB MAC2	0FFH VALU	FF
VALU DB2:	EQU DB DB	40H VALU VALU	40 FF
	LABEL MAC2 VALU VALU DB1: VALU DB2:	FORMAT LABEL CODE MAC2 MACRO EQU DB ENDM VALU DB EQU DB1: EQU DB MAC2 VALU EQU DB DB2: DB	FORMAT: LABEL CODE OPERAND MAC2 MACRO EQU DB EQU DB ENDM 40H VALU DB1: EQU OFFH VALU EQU 40H VALU DB 2: DB VALU

VALU is defined first globally with the value FF. The reference to VALU at DBl therefore produces a byte equal to FF.

MAC2 is the macro reference which generates the symbol VALU and is defined only within the macro expansion with the value 40. The reference to VALU by the second statement produces a byte equal to 40.

The reference to VALU at DB2 refers to the global definition of VALU, because the VALU statement ends the macro expansion. The statement at DB2 therefore produces a byte qual to the value FF.

3. SET Names

If a SET statement is generated by a macro, and the name has previously been defined globally by another SET statement, the generated statement changes the global value of the name thereafter. If the SET statement's name had not previously been defined, the name is defined locally and applies only in the current macro expansion.

EXAMPLE:	FORMA	C:		
	LABEL	CODE	OPERAND	ASSEM DATA
Macro Definition:	MAC3 SYMBL	MACRO SET DB ENDM	16 SYMBL	
Valid Program Section:	SYMBL DB1:	SET DB MAC2	32D SYMBL	20
	SYMBL DB2:	SET DB DB	16D SYMBL SYMBL	10 10

SYMBL is first defined globally with the value 32. This causes the reference at DBl to produce a byte of 20H. The macro reference MAC2 resets the global value to 10H, causing the second statement to produce a value of 10H. The value of SYMBL remains equal to 10H, as indicated by the reference at DB2.

EXAMPLE:		MAC2		
	SYMBL	SET	16	
		DB	SYMBL	10
	DB3:	DB	SYMBL	**ERROR**
	DB3:	DB	SYMBL	**ERROR*

The statement at DB3 is invalid because SYMBL is unknown globally.

D. MACRO PARAMETER SUBSTITUTION

Macro parameters value is assigned prior to expansion, when the macro is referenced. Evaluation can be delayed by enclosing a parameter in quotation marks so that the character string will appear in the macro body. The string will be evaluated at the occurrence of macro expansion.

	EXAMPLE:	FORMAT:				
		LABEL	<u>CODE</u>	OPERAND		
	Macro MAC 3 is defined at beginnign of program:	MAC3 LABL DB ENDM	MACRO SET Pl	P1 0		
	The value of LABL is set to 5 by writing SET prior to the first reference to MAC3.	LABL	SET	5		
	Macro Reference:		MAC3	LABL		
	This causes assembler to evaluate LABL and to sub- stitute the value 5 for parameter Pl.					
or:	Macro Reference:		MAC3	"LABL"		
	Assembler evaluates ex- pression "LABL", produc- ing the characters LABL as the value of parameter PI Expansion is now produced. Pl now produces the value 0 because LABL is altered by the first statement of the expansion.	L.				
	Expansion produced:	LABL	SET DB	0 LABL	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Assembles as 0

APPENDIX

iCOM MACRO ASSEMBLER

MNEMONIC INDEX

STATEMENT	OPERATION	TYPE INSTRUCTION	PAGE NO.
ACI	Add Immediate to Accumulator with Carry	Immediate Instruction	28
ADC	Add Register/Memory to Accumulator with Carry	Register/Memory to Accumulator	19
ADD	Add Register or Memory to Accumulator	Register/Memory to Accumulator	19
ADI	Add Immediate to Accumulator	Immediate Instruction	28
ANA	Logical AND Register or Memory with Accumulator	Register/Memory to Accumulator Instruc.	20
ANI	AND Immediate with Accumulator	Immediate Instruction	29
CALL	Call	Call Subroutine Instruc.	. 34
CNZ	Call if Not Zero	Call Subroutine Instruc.	. 35
CZ	Call if Zero	Call Subroutine Instruc.	. 35
сс	Call if Carry	Call Subroutine Instruc.	. 34
СМ	Call if Minus	Call Subroutine Instruc.	. 35
СМА	Complement Accumulator	Single Register Instruc.	. 14
CMC	Complement Carry	Carry Bit Instruction	13
СМР	Compare Register or Memory with Accumulator	Register/Memory to Accumulator Instruction	21
CNC	Call if No Carry	Call Subroutine Instruc.	. 34
СР	Call if Plus	Call Subroutine Instruc.	. 35
CPE	Call if Parity Even	Call Subroutine Instruc.	. 35
CPO	Call if Parity Odd	Call Subroutine Instruc.	. 35
CPI	Compare Immediate with Accumulator	Immediate Instruction	30

STA	TEMENT	OPERATION	TYPE INSTRUCTION	PAGE NO.	
	DB	Define Byte	Data Statement	11	J
	DAA	Decimal Adjust Accumu- lator	Single Register Instruc.	15	
	DW	Define Word	Data Statement	12	
	DAD	Double Add	Register Pair Instruc.	25	
	DS	Define Storage	Data Statement	12	
	DCR	Decrement Register or Memory	Single Register Instruc.	14	
	DCX	Decrement Register Pair	Register Pair Instruction	n 26	
	DI	Disable Interrupts	Interrupt Flip-Flop Inst	. 39	
	EI	Enable Interrupts	Interrupt Flip-Flop Inst	. 39	
	END	End of Assembly	Pseudo-Instruction	42	
	ENDM	End Macro Statement	Pseudo-Instruction	43	
	EQU	Equate	Pseudo-Instruction	42	
	HLT	Halt	Halt Instruction	40	
	IF and ENDIF	Conditional Assembly	Pseudo-Instruction	42	
	IN	Input	Input/Output Instruction	40	
	INR	Increment Register or Memory	Single Register Instruc.	14	
	INX	Increment Register Pair	Register Pair Instruction	n 26	
	JMP	Jump	Jump Instruction	32	
	JZ	Jump if Zero	Jump Instruction	33	
	JNZ	Jump if Not Zero	Jump Instruction	33	
	JP	Jump if Positive	Jump Instruction	33	
	М	Jump if Minus	Jump Instruction	33	
	JC	Jump if Carry	Jump Instruction	33	

•

STATEMENT	OPERATION	TYPE INSTRUCTION PAGE	E NO.
JNC	Jump if No Carry	Jump Instruction	33
JPE	Jump if Parity Even	Jump Instruction	33
JPO	Jump if Parity Odd	Jump Instruction	33
LDA	Load Accumulator Direct	Direct Addressing Instruc.	31
LDAX	Load Accumulator	Data Transfer Instruction	18
LHLD	Load H and L Direct	Direct Addressing Instruc.	31
LXI	Load Register Pair Immediate	Immediate Instruction	27
MACRO an ENDM	d Macro Definition	Pseudo-Instructions	43
MOV	Move	Data Transfer Instruction	17
MVI	Move Immediate Data	Immediate Instruction	28
NOP	No Operation	NOP Instruction	16
ORA	Logical OR Register or Memory with Accumulator	Register/Memory to Accumulator Instruction	21
ORI	OR Immediate with Accumulator	Immediate Instruction	29
ORG	Origin	Pseudo-Instruction	42
OUT	Output	Input/Output Instructions	40
PCHL	Load Program Counter	Jump Instruction	36
РОР	Pop Data Off Stack	Register Pair Instruction	25
PUSH	Push Data Onto Stack	Register Pair Instruction	24
RAL	Rotate Accumulator Left Through Carry	Rotate Accumulator Instruc	.22
RAR	Rotate Accumulator Right through Carry	Rotate Accumulator Instruc	.23
RLC	Rotate Accumulator Left	Rotate Accumulator Instruc	.22

~~

STATEMENT	OPERATION	TYPE INSTRUCTION	PAGE NO.
RRC	Rotate Accumulator Right	Rotate Accumulator Instru	nc.22
RET	Return	Return from Subroutine	36
RZ	Return if Zero	Return from Subroutine	36
RNZ	Return if Not Zero	Return from Subroutine	37
RP	Return if Plus	Return from Subroutine	37
RM	Return if Minus	Return from Subroutine	37
RC	Return if Carry	Return from Subroutine	36
RNC	Return if No Carry	Return from Subroutine	36
RPE	Return if Parity Even	Return from Subroutine	37
RPO	Return if Parity Odd	Return from Subroutine	37
RST	Restart	Restart Instruction	38
SET	Set	Pseudo-Instruction	42
SPHL	Load SP from H and L	Register Pair Instruction	26
SHLD	Store H and L Direct	Direct Addressing Instruc	. 31
STA	Store Accumulator Direct	Direct Addressing Instruc	. 31
STAX	Store Accumulator	Data Transfer Instruction	18
STC	Set Carry	Carry Bit Instruction	13
SUB	Subtract Register or Memory from Accumulator	Register/Memory to Accumulator Instruction	20
SUI	Subtract Immediate from Accumulator	Immediate Instruction	28
SBB	Subtract Register or Memory from Accumulator With Borrow	Register/Memory to Accumulator Instruction	20
SBI	Subtract Immediate from Accumulator with Borrow	Immediate Instruction	29

STATEMENT	OPERATION	TYPE INSTRUCTION	PAGE NO.
XCHG	Exchange Registers	Register Pair Instruc.	26
XTHL	Exchange Stack	Register Pair Instruc.	26
XRA	Logical EXCLUSIVE-OR Register or Memory with Accumulator	Register/Memory to Accumulator Instruction	21
XRI	EXCLUSIVE-OR Immediate with Accumulator	Immediate Instruction	29

ADDENDUM APPENDIX

iCOM MACRO ASSEMBLER

ERROR MESSAGES

The iCOM Macro Assembler detects errors by indicating a singleletter code on the output listing. If multiple errors occur in a single line of code, only the first error is indicated.

CODE DEFINITION

EXAMPLE

ERROR:

CORRECTION:

- B Balance Error--Parentheses in an expression or quotes in a string are unbalanced.
 ERROR: ORG \$/256+1)*256-\$ DB 'A
 CORRECTION:
- E Expression Error--Poorly constructed expression due to missing operator, omitted comma or misspelled opcode.
- F Format Error--Error in format of a statement, usually caused by a missing or extraneous operand.
- I <u>Illegal Character</u>--Illegal ASCII character is present in the statement or a numeric character is too large for the base of the number in which it occurs.
- M <u>Multiple Definition</u>--Symbol or macro is defined more than once. M occurs on all definitions of and references to the multiplydefined symbol. Symbols must be unique in the first five characters.
- N <u>Nesting Error</u>--ENDIF, ENDM, or END statements improperly nested. IF statement must precede statements which appear in the program, followed by ENDIF.
- P Phase Error--Value of an element being defined has changed between pass one and pass two of the assembly.

ERROR: MOV A MOV A,B,C CORRECTION: MOV A,B

DB 'A'

ERROR: MVI A,02B ADI A,79Q CORRECTION: MVI A,00000010B ADI A,77Q

ORG (256+1)*256-\$

ORG (\$/256+1)256-\$

ORG (\$/256+1)*256-\$

- ERROR: LOCATION1: NOP LOCATION2: NOP
- CORRECTION: LOC1: NOP LOC2: NOP
- ERROR: ENDIF CORRECTION: IF (expression) statements ENDIF ---

CODE DEFINITION

- P (Continued) During pass one, BEGIN is undefined when ORG is encountered. Assembler assumes it to be at location zero and begins assembling the program at zero. During pass two BEGIN is equal to 5. The location assigned to every label in the program will then be increased by 5, producing the P error.
- Q <u>Questionable Syntax--Omission</u> or misspelled opcode.
- R <u>Register Error</u>--Register specified for an operation is invalid for the operation.
- S Stack Overflow--Assembler's internal expression evaluation stack is too large for available memory. Causes include using excessively long character strings, excessive nested macros, excessive nested IF statements, or too complex expresisons.

Nested IF statement occurs between another IF/ENDIF pair.

- T Table Overflow--Assembler's symbol table space is exhausted, caused by using excessive symbols in one assembly, or by accumulating more macro text than the assembler can store in available memory. To correct, add memory or reduce the number of labels.
- UUndefined Identifier--SymbolERROR:JIused in an operand field hasCORRECTIONnever been defined by appearingJIin the label field of anothersinstructionLABL

EXAMPLE

ERROR: ORG BEGIN statements BEGIN EOU 5 statements CORRECTION: BEGIN EQU 5 statements ORG BEGIN ERROR: MVO A,B CORRECTION: MOV A,B ERROR: INR 9 CORRECTION: INR 7 ERROR: IF expression IF expression IF expression statements ENDIF ENDIF ENDIF CORRECTION: IF expression IF expression statements ENDIF ENDIF

ERROR: JMP LAB1 CORRECTION: JMP LAB1 statements LAB1 instruction

CODE DEFINITION

EXAMPLE

V <u>Illegal Value</u>--Value of an operand or expression exceeds range required for a specific expression. The MVI instruction, for example, must be in the number range 0 to 255.
ERROR: MVI A,257
CORRECTION: