MEM-1A

EIGHT KILOBYTE STATIC MEMORY BOARD

Soldering PC Boards

Two common causes of trouble with PC boards are bad solder joints or solder bridges. Usually, bad solder joints are caused by either a cold solder joint or contamination. A good solder joint is characterized by a bright shiny and smooth surface (see figure 1).





Figure 1. CROSS-SECTION OF A PC BOARD SHOWING GOOD AND BAD SOLDER CONNECTIONS

A cold solder joint is characterized by a dull surface and usually a lumpy or balled appearance. It takes practice and patience to obtain a good solder joint consistently. However, the first step is to apply flux to all connections before the solder. Second, heat the connection for a second or two with the soldering iron. Third, apply solder to the opposite side of the connection. Don't touch the solder to the iron. Flux has a "wetting" effect on solder which causes the solder to flow smoothly, completely filling the connection. If flux is not used or the metal around the connection is contaminated (dirty) it is almost impossible to have a good solder joint.

Solder bridges are usually caused by using a soldering iron tip that's too large, solder wire that's too large, or trying to rush the job. Use a small spade tip iron (see figure 2). Touch the connection with the flat side of the tip. After the flux bubbles, touch the solder to the opposite side of the connection. Again, don't touch the solder to the iron. The connection is hot enough to melt the solder causing it to flow around the connection. Do not use too much solder. Use a little and watch it flow. Solder is like spice for cooking, don't use too much.

Applying heat for extended periods will cause either or both of the following: the trace or pad will lift from the board or the board material will turn brown. Remove the iron before this happens. One hobbyist counts the bubbles that pop in the solder. He found seven to nine bubbles insured good solder flow without over heating.



The MEM-1 is designed to operate with the S100(WAMECO)bus (see figure 3A, B). There are 19 pins not otherwise used in this bus. These pins are available for non-standard configurations. It is advisable to carefully consider any modification since this will limit board usage to a modified system.

Parts List

C1	1	15μ f tantalum electrolytic capacitor
C2-C6	5	$1\mu f$ disc ceramic capacitors
C7-C25	19	.01µf disc ceramic capacitors
R1-R7, R9, R1(9.	2.7K Ω 1/4W carbon resistor
R8	ì	1.0K Ω 1/4W carbon resistor
T1-T7	1	7 position dip switch
U1-U64	64	2102AL4 500ns 1024 x 1 static ram memory
U65	1	7400 quadruple 2-input positive-NAND gates
U66, U67	2	74LS74 dual d-type positive-edge-triggered flip-flops
		with preset and clear
U68	1	8131 six-bit unified bus comparators
U69, U70, U72	3	7404 hex inverters
U71, U73	2	8098 tri-state inverting hex buffers
U74	1	74LS02 quadruple 2-input positive-NOR gates
U75	1	7442 four-line-to-ten-line decoders (1-of-10)
U76 -U79	4	7805 positive five volt regulators
	4	TO220 heatsinks
	68	16 pin sockets
	7	14 pin sockets
	4	$6-32 \ge 3/4^{\prime\prime}$ screws and nuts
Tools and Sup	plies	Needed to Assemble and Test MEM-1
	1	Q Tip cotton swab
	1	-
	1	pair needle nosed pliers

- 1 pair diagonal cutting pliers
- 1 bottle rosin flux
- 1 tube silicone thermal heat grease
- 1 jar solder cleaner
- 1 roll solder wick
- 1 phillips screwdriver
 - small adjustable wrench or socket to fit regulator nuts
 - roll (.031" or .040") SN60/40 rosin core solder
- 1 25 to 40 Watt soldering iron with small spade tip
- 1 strong light
- 1 magnifying glass
- l Xacto knife
- 1 multimeter
- 1 variable 15V power supply

I Assembly of MEM-1

1

1

I-1. Before placing any parts on the board, check the board for any hairline shorts (slivers). All boards have been inspected at least three times subfore shipping. Still, a good hobbyist checks any board he buys.

S-100 (WAMECO) BUS DESCRIPTION

1	+5V	F
$\frac{1}{2}$	+15V	
3	XRDY	X
4	VID	x
5	VT1	X X X X X X X X X X
5	VI2	+ 💠
7		<u> </u>
8	V13	
	V14	X
9	V15	
10	V16	<u> </u>
Π^{-}	V17	X
12		
13		
14		
15		
16		
17		1
	STAT DISABLE	
<u>18</u> 19	STAT DISABLE	X X X X
17	CIC DISABLE	
20 21 22	UNPROTECT	
21	SS	<u>X</u>
22	ADDR DSBL	X
23 24	DO DSBL	X X
24	dz	X
25	Øl	X
26	PHLDA	X
27	PWAIT	┟╼╼┈═╌┙
28	PINTE	
29	A5	
30	A4	
31		
32	A3	
32	A15 A12	
33	A12	
34	A9	
35	DO 1	X X
36	DOØ	X
37	A10	
38	DO4	X
39	DO5	X_
40	DO6	X X X
41	DI2	x
42	<u></u>	X
43	DI3	X
1	DI7	^
44	SMI	
45	SOUT	
46	SINP	
47	SMEMR	
48	SHLTA	
49	CLOCK (2MHz)	
50	GND	
	MNEMONIC	TERM

51	+5V	A	1
52	-15V	В	
53	SSW DSB	C	· · · ·
54	EXT CLR	D	X
55		Ē	
56		F	┟╾┈──
57	·_·····	H	<u></u>
58	,	J	
59		K	
60		L	Ļ
61		M	
62		N	
63		Р	
64		R	
65		S	
66		Т	1
67	PHANTOM	1 0	<u>†</u>
68	MWRITE	1 v	<u></u>
69	PS	w	┼ ── <u>^</u> -
70	PROTECT	 x	 x
+++	RUN	Ŷ	$\frac{\hat{x}}{x}$
$\frac{71}{72}$ $\frac{73}{74}$	PRDY	Z	$\frac{x}{x}$
44			
73	PINT	a	X
	PHOLD	b	
75	PRESET	с	X
$7\overline{6}$ $7\overline{7}$	PSYNC	d	X
77	PWR	е	X
78	PDBIN	f	X
79	AØ	h	t
80	Al	j	+
81	A2	k	╶┨═╾╌╾╸
82	<u>A6</u>	 î -	+
83	A0 A7		
84	A	m	<u> </u>
		n	_
85	AI3	Р	
86	A14	Г	-L
87	A11	s	
88	DO2	t	X
89	DO3	u	X
90	DO7	v	
91	DI4	W	
92	DI5	x	X X X
93	DI6	У	X
94	DII	2	
95	DIØ	AA	X
<u>96</u>	SINTA	AB	
9 7	SWO	AC	
	STACK	AD	╉────
98	BOC	-76	╺╋╴╴╼┅
<u>99</u>	POC	AE	
100	GND	AF	
PIN	MNEMONIC	ALTER.	TÉRM
		PIN	ſ
		DESIG.	E .

Pin # Mnemonic Enabled State Description 1 +8 Volts NA Unregulated +8 Volts DC. This voltage should not be less than +8 or greater than +11 volts. 2 +16 Volts NA Unregulated +16 Volts DC. This voltage should not be less than +16 or greater than +20 Volts. 3 XRDY Low Causes CPU to enter WAIT state when enabled. 4 VIO Low Vectored Interrupt priority 0 5 <u>V11</u> Low Vectored Interrupt priority 1 6 VI2 Low Vectored Interrupt priority 2 7 VI3 Low Vectored Interrupt priority 3 8 Low Vectored Interrupt priority 4 9 Low Vectored Interrupt priority 5 Low 10 Vectored Interrupt priority 6 Low 11 Vectored Interrupt priority 7 12 NA Not used 13 Not used NA 14 NA Not used 15 NA Not used 16 NA Not used 17 NA Not used STAT DISABLE Low 18 The eight status line buffers on the CPU board enter the high impedance state when enabled. 19 C/C DISABLE The six command/control Low line buffers on the CPU board enter the high impedance state when enabled. Combined with address in an 20 UNPROTECT High AND gate on a memory board which causes the PROTECT flip-flop to be cleared. Indicates the CPU is single 21 SS High stepping. 22 ADDR DSBL The 16 address line buffers Low on the CPU board enter the high impedance state when enabled. The eight data-out lines on 23 DO DSBL Low the CPU board enter the high impedance state when enabled. Buffered TTL CPU phase 2 Ø 2 24 High clock. Buffered TTL CPU phase 1 25 Øl High clock. CPU board "Hold Acknowledge" PHLDA High 26 to HOLD-H input. CPU output showing a WAIT PWAIT High 27 state is occuring.

5-100 (WAMECO) BUS DESCRIPTION

Figure 3B.

S-100 (WAMECO) BUS DESCRIPTION (Cont.)

Pin #	Mnemonic	Enabled State	Description
28	PINTE	High	CPU output showing that
			Interrupts are enabled.
29	A5	High	Address Bit 5
30	A4	High	Address Bit 4
31	A3	High	Address Bit 3
32	A15	Hìgh	Address Bit 15
33	A12	High	Address Bit 12
34	A9	High	Address Bit 9
35	DO1	High	CPU Data Out Bit 1
36	DO0	High	CPU Data Out Bit 0
37	A10	High	Address Bit 10
38	DO4	High	CPU Data Out Bit 4
39	DO5	High	CPU Data Out Bit 5
40	DO6	High	CPU Data Out Bit 6
41	D12	High	Data In Bit 2 to CPU
42	D13	High	Data In Bit 3 to CPU
43	D17	High	Data In Bit 7 to CPU
44	SM1	High	CPU output indicating it is
			performing Fetch Instruction.
45	SOUT	High	CPU output showing it is in an
	0001		output cycle.
46	SINP	High	CPU output showing it is in an
10	ULIT	111811	input cycle.
47	SMEMR	High	CPU status signal indicating
	OWIENNIK	11181	the current cycle is a Memory
			Read cycle.
40	CLIFTA	tt: «h	CPU status signal indicating
48	SHLTA	High	the CPU is halted.
40	CI OCK/DUIL	-) T	A buffered 2 MHz clock for
49	CLOCK(2MH	z) Low	
50	CND	NT A	general use.
50	GND	NA	Ground (common)
51	+8 Volts	NA	(Same as pin 1) Unnegulated 16 Valta DC
52	-16 Volts	NA	Unregulated-16 Volts DC.
			This voltage should not be
			greater than -16 or less than
6.2		T	-20 Volts. Sense Switch Disable disables
53	SSW DSB	Low	
			CPU board data input buffers
			so that CPU can read sense
		-	switches.
54	EXT CLR	Low	Front panel generated I/O
~ ~		N 7.4	clear signal.
55		NA	Not used
56		NA	Not used
57		NA	Not used
58		NA	Not used
59		NA	Not used
60		NA	Not used
61		NA	Not used
62		NA	Not used
63		NA	Not used
64		NA	Not used
65		NA	Not used 5
66		NA	
67	PHANTOM	NA	Used for Memory Bank Selection
	Figu	re 3B (continued	i) (or for SOL _O Systems)
			-

 \sim

S-100 (WAMECO) BUS DESCRIPTION (Cont.)

Pin #	Mnemonic	Enabled State	Description
68	MWRITE	High	CPU output showing Data Out Bus data is to be written
			into the memory selected by
_			the address lines.
69	PS	Low	Shows Protect Status of
	_		selected memory.
70	PROTECT	High	Combined with address in an AND gate on a memory boar which causes the PROTECT flip-flop to be set.
71	RUN	High	Front panel indication that CPU run instruction has bee
72	PRDY	Low	input. Causes the CPU to enter the
12	PRDI	LOW	WAIT state when enabled.
73	PINT	Low	If interrupts have been en-
			abled causes the CPU to enter
			the Interrupt Acknowledge
			condition at the conclusion o
			the current instruction.
74	PHOLD	Low	CPU input which causes a
			HOLD status to occur. DMA
			transfer request signal is
		Ŧ	PHOLD.
75	PRESET	Low	CPU board system reset
76	PSYNC	Uiab	signal. CPU output showing the star
10	PSINC	High	of a new machine cycle. The
			signal is used on the CPU
			board to enable the loading
			of the System Status Latch.
77	PWR	Low	Indication that data on the
			Data Out Bus is to be written
			either to a memory or an
		T	I/O device.
78	PDBIN	Low	Indication to the selected memory or I/O device that
			the CPU expects data on the
			Data In Bus.
79	A0	High	Address Bit 0
80	Al	High	Address Bit l
81	A2	High	Address Bit 2
82	A6	High	Address Bit 6
83	A7	High	Address Bit 7
84	A8	High	Address Bit 8
85	A13	High	Address Bit 13
86	A14	High	Address Bit 14 Address Bit 11
87 80	A11 DO2	High High	CPU Data Out Bit 2
88 89	DO2 DO3	High	CPU Data Out Bit 3
89 90	D07	High	CPU Data Out Bit 7
90 91	DI4	High	Data In Bit 4 to CPU
92	DIS	High	Data In Bit 5 to CPU
93	DI6	High	Data In Bit 6 to CPU
		ure 3R (continued)	

6

Pin #	Mnemonic	Enabled State	Description
94	DII	High	Data In Bit 1 to CPU
95	DIO	High	Data In Bit 0 to CPU
96	SINTA	High	CPU Interrupt Acknowledge
		U	Signal
97	SWO	Low	CPU output indicating the current cycle involves
			writing to a memory or I/O device.
98	SSTACK	High	CPU output indicating the address bus contains the stack address and the current cycle will have a stack
			operation.
99	POC	Low	Power On Clear reset signal
100	GND	NA	Ground (common)

S-100 (WAMECO) BUS DESCRIPTION (Cont.)

÷

I-2. Using a strong light and a magnifying glass, very carefully check all leads on the top of the board (this is the side marked "MEM-1"). If any slivers are found, carefully cut and scrape them with an Xacto knife. The underside of the board will be checked after assembly.

I-3. Place all the 14 and 16 pin sockets in their positions on the top side of the board.



DO NOT PUT A SOCKET IN THE POSITION OF THE SEVEN POSITION DIP SWITCH (T1-T7), THIS SWITCH MUST NOT BE SOCKETED. THE SWITCH WILL NOT STAY IN A SOCKET WHEN THE BOARD IS IN USE.

I-4. After positioning all sockets in place, put a book or other flat stiff object on top of the sockets. Hold the book tight against the board and turn them over so that the underside of the board is up. Press down on the board and solder one pin on each end of each socket. This will ensure the sockets are flat against the board. When tacking all sockets is completed, finish soldering all the other pins of the sockets.



DO NOT PUT IC'S IN SOCKETS AT THIS TIME. THEY WILL BE INSTALLED LATER.

I-5. Bend the leads on R1-R7, R9, R_{10} (2.7K Ω RED, VIOLET, RED) and place in board. Check parts placement drawing (figure4) for correct locations. Bend the leads on the resistors on the underside of the board to retain them in place until they are soldered. Turn the board over and solder all the resistors. Clip the leads of the resistors flush with the underside of the board with the diagonal pliers.

I-6. Bend the leads of R8 (1.0K Ω BROWN, BLACK, RED) and place in board. Check parts placement drawing (figure 4) for correct location. Bend the leads of the resistor to retain it in place until it is soldered. Turn the board over and solder the resistor in place. Clip the leads flush with the underside of the board with the diagonal pliers.


-



CHECK DISC CAPACITORS FOR PROPER VALUE BEFORE INSERTING IN BOARD. ENSURE .01 μ F AND .1 μ F DISC CAPACITORS ARE NOT INTERCHANGED.

 $\sim \gamma_{\rm c}$

Figure 4 MEM-1 PARTS PLACEMENT DIAGRAM



6


د.

I-7. Put the leads of C7-C25 ($.01\mu$ f) disc capacitors in the board. Check parts placement drawing (figure 4) for correct locations. Bend the leads of the capacitors to retain them in place until they are soldered in place. Turn the board over and rest each end on books. The disc capacitors are higher than the sockets and will bend if the board is not supported. Solder all the capacitors in place. Clip the leads flush with the underside of the board with the diagonal pliers.

I-8. Put the leads of C2-C6 $(.1\mu f)$ disc capacitors in the board. Check parts location drawing (figure 4) for proper locations. Bend the leads of the capacitors to retain them in place until they are soldered. Turn the board over and rest it on books as before. Solder all the .1 μ f capacitors. Clip the leads flush with the underside of the board with the diagonal pliers.

I-9. Place Cl (15μ f tantalum electrolytic) in place. Ensure that the polarity of Cl is correct. Check parts placement drawing (figure 4) for correct placement and polarity. Bend the leads of the capacitor to retain it in place until it is soldered. Turn the board over and rest it on books as before. Solder the capacitor in place. Clip the leads flush with the underside of the board with the diagonal pliers.

I-10. Put the seven position dip switch in place. Ensure that the switch is installed so that the off position is toward the gold fingers of the board. Bend the two pins on each end of the switch to retain it in place until it is soldered. Turn the board over and rest it on books as before. Solder the seven position dip switch in place.



I-11. Before installing the 7805 five volt regulators, it is recommended that they be tested for proper voltage regulation.

Attach the power supply and multimeter leads to the 7805 as shown in figure 6. Place the multimeter in a DC range that will allow 10 volts to be displayed. The 7805 needs a 2.0 volt minimum difference between the input voltage and the regulated output voltage. If the power supply has a voltmeter, observe the input voltage during the test. If the power supply does not have a voltmeter, switch the + meter lead between the output lead and the input lead of the 7805. The input and regulated voltages can then be

observed.

I-12. Slowly increase the input voltage and observe the output voltage. When the input voltage is between 7.0 and 7.5 volts, the regulated output of a properly operating 7805 should be between 4.8 and 5.2 volts. Replace any 7805 that does not meet these limits.

I-13. When the 7805's have been tested as outlined in I-12, place the 7805's on the board so that the mounting hole on the 7805 lines up with the corresponding hole on the MEM-1. Note where the leads on the 7805's pass over the connection holes on the MEM-1. Bend the leads on the 7805's so that the leads can be inserted into the proper holes. Mount the 7805's on the board using a #6 nut and 5/8'' 6-30 screw. Insert a heatsink between the board and the 7805. Solder the leads of the 7805's in place.

I-14. Remove the nuts and screws from the 7805's. Bend the 7805's upward and remove the heatsinks. Place a moderate amount of silicone thermal heat grease on the underside of the 7805's and the underside of the heatsinks with a Q tip cotton swab. Coat all of the area mentioned with an even coating of the heat grease. Reinstall the heatsinks, nuts, and screw. Ensure the nuts are tight.

1-15. This board can be configured for either of two systems. For systems with a front panel, jumper 1 to 2 (lower left side of board), leave 3 to 4 unjumpered. For systems without a front panel, jumper 3 to 4 (left of U74), leave 1 to 2 unjumpered.

I-16. Clean off the flux on the underside of the board with flux cleaner.

II. Inspection and Testing

II-1. Use a bright light and magnifying glass to inspect all the traces on the underside of the board. If any slivers are found, cut and scrape them with an Xacto knife. Use the solder wick and soldering iron to remove any solder bridges found. Cover the solder bridge with flux and place a clean flux and then place a clean piece of solder wick on top of the bridge. Place the soldering iron on top of the solder wick and hold until solder is seen flowing up into the solder wick. Remove the iron and wick. Check to see if the bridge has been completely removed. If not, repeat the process until the bridge has been removed. Clean the flux off the board with flux cleaner.

NOTE

AT THIS TIME NO IC'S HAVE BEEN INSTALLED ON THE BOARD. DO NOT INSTALL IC'S ON THE BOARD UNTIL CALLED FOR IN THE CHECKOUT PROCEDURE.

II-2. Place all switches of the seven position dip switch in the OFF position. Place the multimeter in the R x l scale. Place one probe on the gold finger for pin 1. Place the other probe on all the other fingers sequentially to check for shorts. Repeat this procedure for each pin. There should be only two sets of pins that are shorted; 1 to 51 and 50 to 100. If any other pair of pins are shorted, use a strong light and magnifying glass to locate the solder bridge or sliver causing the short. When the short has been located, correct it as outlined in II-1.

WARNING

DO NOT INSTALL OR REMOVE ANY BOARD IN COMPUTER WITH POWER ON. DAMAGE TO BOARDS AND COMPUTER MAY RESULT.

II-3. Ensure computer is OFF. Plug the MEM-1 into the mother board. Check that MEM-1 is correctly plugged in and the board is fully seated in the connector. Turn computer power ON and check outputs of all four regulators on MEM-1. If any regulator does not have an output voltage of 4.8 to 5.2 volts, turn computer power OFF and replace defective regulator. Repeat II-3 until all regulator voltages are good. If voltages are good, turn computer power OFF and remove MEM-1 from mother board.

II-4. Install all IC's on MEM-1. Check parts placement drawing (see Figure 4) for proper location and correct polarity of IC's.



ENSURE ALL IC'S ARE INSTALLED CORRECTLY. INCORRECT POLARIZATION OF IC WILL RESULT IN DAMAGE TO IC AND CAUSE SUBSEQUENT TROUBLES TO APPEAR ON BOARD.

III. CHECKOUT AND TROUBLESHOOTING

III-1. Set the seven position dip switch settings as follows:

T1 ON

NOTE

FOR COMPUTER SYSTEMS WITHOUT FRONT PANEL CONTROLLERS TI SHOULD BE IN OFF POSITION.

- T2 Set according to Figure 7
- T3 Setaccording to Figure 7
- T4 OFF
- T5 OFF
- T6 OFF
- T7 Don't care (not used)

III-2. Reinstall the board in the computer. Ensure the board is plugged in correctly and is fully seated in the connector.

ADDRESS SELECTION

Addre	Address Range (Hex)		Dip Switch Setting		
		Т4	Т5	т6	
8K	0000-1FFF	ON	ON	ON	
16K	2000-3FFF	ON	OFF	ON	
24K	4000-5FFF	OFF	ON	ON	
32K	6000-7FFF	OFF	OEE	ON	
40K	8000-9FFF	ON	ON	OFF	
48K	A000-BFFF	ON	OFF	OFF	
56K	C000-DFFF	OFF	ON	OFF	
64K	E000-FFFF	OFF	OFF	OFF	
		A13	A: 4	AIS	

WAIT STATES

Ram Access Time	Dip Switch Setting	Wait Cycles
	T2 T3	
Less than 550ns	ON ON	None
550ns to 1050ns	OFF ON	1
1050ns to 1550ns	OFF OFF	2

MEMORY PROTECT

Protect	Dip Switch Setting	4
	T1	
Protect Enable	ON	
Unprotect	OFF	

For computer systems without front panel controllers, Tl should be in the OFF position.

PHANTOM

Phantom		<u>Dip Switch Setting</u>
ON (SOL _{TM} systems) OFF (ALTAIR _{TM} , IMSAI _{TM} ,	etc.)	T7 ON OFF

MWRITE

MWRITE Generation	Jumper Shorted	Jumper Open
Systems with front panels	1 to 2	3 to 4
Systems without a front panel	3 to 4	1 to 2

Incorrect operation of board will result if both 1 to 2 and 3 to 4 are jumpered at the same time.

III-3. Ensure that no other memory board in the system is addressed to the first 8K of memory. The MEM-1 settings on T4-T6 have addressed this board for memory locations 0000-1FFF (see figure 7).

III-4. Turn computer power ON.



THE NEXT SIX STEPS ARE FOR SYSTEMS HAVING A FRONT PANEL CONTROLLER. IF THE SYSTEM IS NOT SO EQUIPPED, MAKE THE NECESSARY INPUTS AS DICTATED BY YOUR PARTICULAR CONFIGURATION.

III-5. Press RESET. The computer adress should indicate location 0000.

III-6. Press PROTECT. The PROTECT light should illuminate.

III-7. Set address switches to location 0000. Press EXAMINE, the PROTECT light should remain illuminated.

III-8. Press UNPROTECT. The PROTECT light should extinguish.

III-9. Press EXAMINE. The PROTECT should remain extinguished.

III-10. Deposit data into various memory locations and verify that the data deposited is correct. Ensure that PROTECT is not enabled (LIT).

III-11. For a memory diagnostic test that will check the address portion of MEM-1 and will detect stuck bit failures in the memory section of the board, load the program shown in Figure 8 into your computer.

III-12. The diagnostic program has the following data at locations 42 and 43:

42=B5 43=20

III-13. When the program is entered in the computer, doublecheck entries to ensure the program is correct.

III-14. Press RESET, then RUN. Read locations 44-47. If there were no failures, all four addresses will read \emptyset \emptyset .

III-15. The program writes, then reads the information immediately to see if the data was correctly written.

III-16. After the first complete run during which all locations have been written into and verified, the program will then read all locations again during a second run. The entire test takes less than 1 second to run. The test stops at the first error located. The test will have to be rerun after each problem has been cleared until a successful test is run. III-17. If any address for 44 through 47 was not \emptyset \emptyset , 44 and 45H will contain the failing address.

III-18. Address location 46 will contain the failing bit number. This is a direct reading, it is not in binary, octal, or hexidecimal.

Example:

Address 44 reads Ø Ø 45 reads 1B 46 reads data bit 3 Bit 3 of address 1B Ø Ø has failed.

III-19. Select the failing address and exercise the failing bit (s) to verify the failure.

III-20. If the memory board has malfunctioned, check the following:

A. Recheck the settings on T1-T6 to ensure they are set per step III-1.

B. Address Problems

- 1) Check U69, U70 (7400) for address bits A0 through A9.
- 2) Check U75 (7442) for address bits A10 through A12.
- 3) Check U68 (DM8131 for address bits A13 through A15.
- C. Data Problems (a particular bit is always failing)
 1) Check U70, U72 (7400) for data failing to enter memory.
 2) Check output buffers U71, U73 (DM8098) for failure of data to be placed on the data bus.

D. Protect Problems

1) Check U65 (7400), U66 (74LS74) for failure of the memory to be PROTECTED/UNPROTECTED.

2) Check data output buffer U71 (DM8098) always or never lights DATA OUT light on the front panel.

E. If data cannot be written into memory, check the protect circuitry chips (III-20.D) and U65 (7400).

F. If there is a failure in the wait cycles, check U67 (74LS74) and U74 (74LS02).

G. If all the memory support circuitry is functional, the failures are memory chip malfunctions U1-U64 (2102AL-4). A memory map is given in figure 9. The memory is divided into eight 1K word (byte) pages. Page 0 is the left column (when component side of board is facing you with gold fingers toward you). Page 7 is on the far right side of the board. Bit 0 is at the top of the board (fartherest away from gold fingers). Bit 7 is at the bottom. ;


PAGE 1

; SAME BOARD TESTER

; THIS PROGRAM WILL TEST OUT THE ADDRESSING OF THE RAM PAGE

0021 7EMOV A,M; READ DATA0022 94SUB H; SUBTRACT OFFSET0023 BDCMP L; COMPARE LO BYTE TO ACC0024 C23800JNZ MEM1D; BAD LOC ERROR PASS II0027 IDDCR E; DONE WITH PASS I?0028 C22000JNZ MEM1B; NO, DO NEXT ADDR0028 DC C22000JNZ MEM1B; NO, DO NEXT ADDR0026 C22000JNZ MEM1B; NO, DO NEXT ADDR0027 76HLT; YES, DONE, GOOD STUFF0030 224400MEM1C:SHLD ERRA0033 6FMOV L, A0033 6FMOV L, A0034 224400SHLD ERRD033 6FMOV L, A0033 6FMOV L, A0034 224400SHLD ERRD033 6FMOV L, A0037 76HLT1PASS I ERROR HLT LOC1; FOR A MONITOR SYSTEM INSERT A1; SAVE ADDR, PASS II ERROR0038 6FMOV L, A0038 6FMOV L, A0037 76HLT1; PASS II ERROR HLT LOCATION1; FOR A MONITOR SYSTEM INSERT A1; SAVE ADDR, PASS II ERROR0038 6FMOV L, A0037 76HLT1; PASS II ERROR HLT LOCATION1; FOR A MONITOR SYSTEM INSERT A1; STOFA:1; SAVE ERRONEOUS DATA0038 6FMOV L, A0037 76; SAVE ERRONEOUS DATA0038 6FMOV L, A0039 6F; BLD ERRD1; STOFA:1; START ADDR -1 <tr< th=""><th>0003 EB 0004 2A4000 0007 23 0008 7D 0009 84 000A 77 000B 7E 000C 94 000D BD 000E C23000 0011 1D 0012 C20700 0015 15 0016 C20700 0019 2A4200 001C EB 001D 2A4000 0020 23</th><th>MEM1A:</th><th>MOV A, L ADD H MOV M, A MOV A, M SUB H CMP L JNZ MEM1C DCR E JNZ MEM1A DCR D JNZ MEM1A LHLD STOPA XCHG LHLD STRTA INX H</th><th>; GET COUNTER TO DE ; START ADDRESS-1 ; INCREMENT ADDR ; LO BYTE TO ACC ; ADD ADDR OFFSET ; SAVE DATA ; READ DATA ; SUBTRACT OFFSET ; COMPARE TO LO BYTE ; BAD LOC ERROR PASS I ; DONE WITH PASS I? ; NO, DO NEXT ADDR ; MAYBE! ; NO, DO NEXT ADDR ; YES, DONE WITH PASS II</th><th></th></tr<>	0003 EB 0004 2A4000 0007 23 0008 7D 0009 84 000A 77 000B 7E 000C 94 000D BD 000E C23000 0011 1D 0012 C20700 0015 15 0016 C20700 0019 2A4200 001C EB 001D 2A4000 0020 23	MEM1A:	MOV A, L ADD H MOV M, A MOV A, M SUB H CMP L JNZ MEM1C DCR E JNZ MEM1A DCR D JNZ MEM1A LHLD STOPA XCHG LHLD STRTA INX H	; GET COUNTER TO DE ; START ADDRESS-1 ; INCREMENT ADDR ; LO BYTE TO ACC ; ADD ADDR OFFSET ; SAVE DATA ; READ DATA ; SUBTRACT OFFSET ; COMPARE TO LO BYTE ; BAD LOC ERROR PASS I ; DONE WITH PASS I? ; NO, DO NEXT ADDR ; MAYBE! ; NO, DO NEXT ADDR ; YES, DONE WITH PASS II	
0033 6FMOV L, A0034 224600SHLD ERRD0037 76HLT9ASS I ERROR HLT LOC9O38 224400MEM1D: SHLD ERRA0038 224400MEM1D: SHLD ERRA0038 6FMOV L, A903C 224600SHLD ERRD903F 76SHLD ERRD9040 4800STRTA:9040 4800STRTA:9044 0000ERRA:9044 0000ERRA:9046 0000ERRA:9046 0000ERRD:9046 00009046 00009046 00009046 00009046 00009046 00009046 00009046 00009046 00009046 00009040 <td>0021 7E 0022 94 0023 BD 0024 C23800 0027 1D 0028 C22000 002B 15 002C C22000</td> <td></td> <td>MOV A, M SUB H CMP L JNZ MEM1D DCR E JNZ MEM1B DCR D JNZ MEM1B HLT</td> <td>; COMPARE LO BYTE TO ACC ; BAD LOC ERROR PASS II ; DONE WITH PASS II? ; NO, DO NEXT ADDR ; MAYBE! ; NO, DO NEXT ADDR ; YES, DONE, GOOD STUFF ; FOR A MONITOR SYSTEM INSERT A</td> <td>)</td>	0021 7E 0022 94 0023 BD 0024 C23800 0027 1D 0028 C22000 002B 15 002C C22000		MOV A, M SUB H CMP L JNZ MEM1D DCR E JNZ MEM1B DCR D JNZ MEM1B HLT	; COMPARE LO BYTE TO ACC ; BAD LOC ERROR PASS II ; DONE WITH PASS II? ; NO, DO NEXT ADDR ; MAYBE! ; NO, DO NEXT ADDR ; YES, DONE, GOOD STUFF ; FOR A MONITOR SYSTEM INSERT A)
003B 6FMOV L, A003C 224600SHLD ERRD003F 76H LT0040 4800STRTA: STOPA: 0046 00000044 0000ERRA: DW 00046 0000ERRD:0046 0000ERRD: DW 00046 0000ERRD: DW 0	0033 6F 0034 224600 0037 76	MEM1C:	MOV L, A SHLD ERRD	; SAVE ERRONEOUS DATA ; PASS I ERROR HLT LOC ; FOR A MONITOR SYSTEM INSERT A	
STOPA:DW 20B5H; MEMORY COUNTER=1FFF-START ADDR+ 100H0044 0000ERRA:DW 0; ERROR - ADDRESS0046 0000ERRD:DW 0; ERROR - DATA	003B 6F 003C 224600	MEM1D:	MOV L, A SHLD ERRD	; SAVE ERRONEOUS DATA ; PASS II ERROR HLT LOCATION ; FOR A MONITOR SYSTEM INSERT A	
0000 END	0044 0000	STOPA: ERRA:	DW 20B5H DW 0	; MEMORY COUNTER=1FFF-START ADDR+ ; ERROR - ADDRESS	100H
	0000		END		

Figure 8A. DIAGNOSTIC PROGRAM LISTING



÷

DIAGNOSTIC PROGRAM FLOWCHART Figure 8B.




Figure 9. MEMORY MAP OF MEM-1

18

IV. GENERAL

IV-1. This WAMECO product is guaranteed for a period of ninety (90) days from date of purchase from your dealer against defects in manufacturing. Upon receipt of the defective board by WAMECO INCORPORATED, pre-paid freight or mailing, the defective board will be cheerfully replaced. The guaranty is limited to replacement of the board with an equivalent board even though the board may be defective through negligence in manufacturing or through other fault.

IV-2. For reference, front and rear photos of the MEM-1 board before parts installation are furnished (see Figures 11A, B).

IV-3. A detailed schematic of MEM-1 is shown in figure 10.

IV-4. We sincerely hope that MEM-1 will give you long and satisfactory service. If you have any problems with MEM-1, or if you just want to comment on the board, please write to me personally.

Norn Walters

Norm Walters President WAMECO INC. 3107 Laneview Drive San Jose, Ca. 95132




Figure 10. SCHEMATIC OF MEM-1





Figure 11A. COMPONENT SIDE OF MEM-1






Figure 11B. REVERSE SIDE OF MEM-1

23