


Simpliway Products Company

P.O. BOX 601
HOFFMAN ESTATES, IL 60195

V D B - A

S-100 VIDEO TERMINAL BOARD



The VDB-A is a video terminal interface for S-100 based computer systems. It provides a totally programmable C.R.T. display, including: an 80 character by 24 line display, blinking cursor, highlighted/blinking text formatting, etc. The Intel 8275 C.R.T. Controller is fully implemented, including the light pen feature (via software linkages in the program eeprom). A complete parallel-input keyboard port is provided, and a portion of the on-board 2114 static ram is used to allow the user to type commands ahead to the host computer while it is executing other code. The on-board Z80 CPU and 2 kbyte program eeprom provide lightning fast keyboard and video operations.

A second 2716 eeprom provides the full ASCII character set with lower case descenders, while an optional third eeprom may be used for an alternate character set or custom graphics. Pre-programmed eeproms can be purchased separately. The on-board ram (3 kbytes) is used for the keyboard buffer, video and attribute data, and scratch pad/stack for the CPU.

The board may be configured as either I/O port, or memory mapped, and may be changed from one to the other under keyboard or software control. In the I/O mode, the on-board ram is not addressable by the host CPU (ie: does not occupy system memory map), and all video and screen attribute data flow through the I/O ports. In the memory mapped mode, the I/O port is still fully active; the screen portion of the ram may be written to by either the host CPU, or through the I/O port, although the video data ram may not be directly read by the host CPU.

Thus, the on-board ram occupies a portion of the system memory map, but only as "write-only" memory. It is required however, that the memory in the host system be tolerant of wait states, as some operations will be delayed by screen refresh periods. The VDB-A does not use direct memory access (DMA), and thus compatibly resides in most S-100 systems. This eliminates such things as bus conflicts during disk operations, etc. The design presumes a 2 MHz system clock, although 4 MHz is permitted with the use of faster rams and eproms, or the use of an on-board divide-by-two circuit.

The software provided features complete cursor control and addressing, up to 16 attribute changes per line (ie: blinking, reverse video, highlight, underline, etc.). The software emulates the Micro-Term (TM) ACT-4 terminal, but can be easily modified for others. While the IEEE-696 bus definitions are observed, the higher address pages are not decoded, and systems of more than 65 Kbytes could experience difficulties.

The PC board is of high quality, with plated thru holes, solder plated runners, solder masks on both sides, a component side legend, and gold plating on the edge connector.

OTHER FEATURES include:

- Bell (beeper) driver for direct connection to a speaker
- Separated video and sync, or composite video
- I/O port and screen addressing individually switch selectable
- Choice of positive or negative keyboard strobe
- Keyboard port socket (16 pin dip) also provides +5 v. and -12 v. to power keyboard
- All static ram ('2114's , 300 ns.)
- Documentation includes : 49 pages of schematics and parts list, theory of operation, construction hints, a well annotated source listing of the "ROM 1" video driver software, the bit pattern listing for the "ROM 2" character generator eprom, and trouble shooting chart.
- Easily configured to allow emulation of most terminals by modification of video driver software.
- NEW OPTIONAL 25 line non-scrolling for STATUS DISPLAY (Note: deletes underline attribute)
- Optional interrupts output, "AND MUCH MORE".

Please note:

The VDB-A is a somewhat complex product, and its construction should not be attempted by those without some previous experience in assembling and testing circuits of similar complexity. Should you feel un-sure, please order the documentation package first.

VDB – A VIDEO TERMINAL

FOR S-100 SYSTEMS

USER'S MANUAL

SIMPLIWAY PRODUCTS COMPANY

*P.O. Box 601
Hoffman Estates, Il. 60195
(912) 959-7997*

The *Simpliway Products Co. (SPC)* reserves the right to make changes to any products described herein to improve the function, design, or reliability. The information contained in this document has been carefully reviewed, and is believed to be accurate. However, *SPC* does not assume any liability arising out of the construction, use, or application of any product or circuit described herein, nor does *SPC* convey any license under its patent or copyrights, or the rights of others.

Copyright (c) 1982 by *SIMPLIWAY PRODUCTS COMPANY*

ALL RIGHTS RESERVED

TABLE OF CONTENTS

1. Introduction and specifications
2. Assembly instructions
3. Theory of operation
4. Parts list
5. Software overview
6. Sample test program: CRTLOOP
7. Assembly listing for 'ROM 1' program rom
8. Binary listing for 'ROM 2' character generator
9. Trouble-shooting chart
10. Component placement guide
11. Quick reference chart for 'ROM 1'
12. Schematics

Please note:

The VDB-A is a somewhat complex product, and its construction should not be attempted by those without some previous experience in assembling and testing circuits of similar complexity. Should you feel it is too difficult a project, please feel free to return the complete un-assembled product for a cash refund, after obtaining prior permission from SPC.


*** SPECIAL NOTE ---- Monitor Requirements ***

Like many other high performance video display boards, the VDB-A Video Board must be used with a monitor that has a high video bandwidth (at least 12 MHz), and is capable of operating at a 19 kHz horizontal sync rate. If the monitor to be used cannot be adjusted externally for this higher sync rate, then internal modifications (usually quite simple) will be necessary. Please refer to the note on page 12, and the Trouble-shooting chart for more information. Alternatively, the 25 line software option may be ordered.

INTRODUCTION and SPECIFICATIONS

V D B - A

S-100 VIDEO TERMINAL BOARD



THE MANY FEATURES of the VDB-A include:

- WORDSTAR & dBASE II compatability for highlighted display *
- 25th non-scrolling status line - TIME STAMP or SOFT KEYS *
Note: Deletes underline attribute; allows 15,750 kHz sync
- All 8275 attributes available: BLINK, HIGHLIGHT, REVERSE VIDEO, and UNDERLINE (rel's 1.x & 3.x only)
- Bell (beeper) driver for direct connection to a speaker
- TYPE-AHEAD keyboard buffer holds 80 characters
- Alternate character eeprom socket, software controlled
- Separated video and sync signals, or composite video
- Memory mapped screen addressing is switch selectable to any 2K boundry, and enabled under host system control
- I/O port addressing switch selectable to any group of 4
- Choice of positive or negative keyboard strobe
- Keyboard socket provides +5 and -12 v. to power keyboard
- All static ram ('2114's , 300 ns.)

WORDSTAR is a trademark of Micropro International Corp.

dBASE II is a trademark of Ashton-Tate Corp.

VDB-A and VIDSTAR are trademarks of The Simpliway Products Co.

- Easily reconfigured to allow emulation of most terminals by modification of video software: Televideo 920 is standard.
- Optional interrupts output, "AND MUCH MORE".

* Requires optional software --- See ordering info page

The VDB-A is a video terminal interface for S-100 based computer systems. It provides a totally programable C.R.T. display, including: an 80 character by 24 line display, blinking cursor, highlighted/blinking text formatting, etc. The Intel 8275 C.R.T. Controller is fully implemented, including the light pen feature (via software linkages in the program eeprom). A complete parallel input keyboard port is provided, and a portion of the on-board '2114 static ram is used to allow the user to type commands ahead to the host computer while it is executing other code. The on-board Z80 CPU and 2 kbyte program eeprom provide lightning fast keyboard and video operations (over 19,000 baud!).

A second '2716 eeprom provides the full ASCII character set with lower case descenders, while an optional third eeprom may be used for an alternate character set or custom graphics. Pre-programmed eeproms can be purchased separately. The on-board ram (3 kbytes) is used for the keyboard buffer, video and attribute data, and scratch-pad / stack for the CPU. The board may be configured as either an I/O port or memory mapped, and may be changed from one to the other under keyboard or software control. In the I/O mode, the on-board ram is not addressable by the host CPU (ie; does not occupy system memory map), and all video and screen attribute data flow through the I/O ports. In the memory mapped mode, the I/O port is still fully active; the screen portion of the ram may be written to by the host CPU directly or through the I/O port. Although direct reading of the video ram by the host CPU is not supported, it is possible to do.

Thus, the on-board ram occupies a portion of the system memory map, but only as "write-only" memory. It is required however, that the memory in the host system be tolerant of wait states, as some operations will be delayed by screen refresh periods. The VDB-A does not use direct memory access (DMA), and thus compatibly resides in most S-100 systems. This eliminates such things as bus conflicts during disk operations, etc. The design presumes a 2 MHz system clock, although 4 MHz is permitted with the use of faster rams and eeproms. The software provided features complete cursor control and addressing, and up to 16 non-displayed attribute changes per line (ie: reverse video, blinking, highlight, underline, etc.) in any combination. The software emulates the Micro-term (tm) ACT-4 (VDB-A software version 1.x) or the TELEVIDEO 910/920 (versions 3.x & 4.x) terminals, but can be easily modified for others. While the IEEE 696 bus definitions are observed, the higher address pages are not decoded, and systems of more than 65 Kbytes could experience difficulties, unless certain system software precautions are observed, and then only when in the memory-mapped mode.

The FR4 PC board is of high quality, with plated thru holes, solder plated runners, solder masks on both sides, a component side legend, and gold plating on the edge connector.

ASSEMBLY INSTRUCTIONS

Start by obtaining a small needle nose pliers and wire cutter, a screwdriver, a flat work surface, and a strong light. A rosen core solder is mandatory for printed circuit work, and the thinner .040 diameter type is preferred. Use a 25-40 watt soldering iron with a small chisel or pencil tip. Apply the iron to the circuit pad to be soldered, apply the solder to the pad, touching the iron as well, and add enough solder to wet the tip and pad. Hold the iron on long enough to cause the solder to bubble down into the plated thru hole. If not enough heat is used, flux may form around the component lead and leave an intermittent or cold solder joint. If too much heat is used, the foil pad will lift off the board, and the component may be damaged as well.

The general procedure is to start with those components that have the lowest profile (height), then add the next lowest parts, etc., until all the components are soldered. The component side of the board has the component legend. Insert the leads of the component into the correct holes as shown by the legend (and printed component placement guide), seat the part as close to the board as possible, and bend the leads over at about a 45 degree angle. Then solder as described above and clip the leads as close as possible to the board. The recommended order of assembly is as follows:

First, examine the board for visible shorts. If possible, use an ohmmeter to check for shorts between address lines, data lines, and between +5 v. and ground (pins 1 & 50) on the edge connector.

Insert all 1/4 watt resistors:

<input checked="" type="checkbox"/> R1-R14	10.0 kohm	(brown-black-orange)	<input checked="" type="checkbox"/> R20	220 ohm	(red-red-brown)
<input checked="" type="checkbox"/> R15	220 kohm	(red-red-yellow)	<input type="checkbox"/> R16	68 kohm	(blue-gray-orange)
<input checked="" type="checkbox"/> R17	6.8 kohm	(blue-gray-red)	<input checked="" type="checkbox"/> R18	4.7 kohm	(yellow-violet-red)
<input checked="" type="checkbox"/> R21	560 ohm	(green-blue-brown)	<input checked="" type="checkbox"/> R22	1.5 kohm	(brown-green-red)
<input checked="" type="checkbox"/> R23,24	470 ohm	(yellow-violet-brown)	<input checked="" type="checkbox"/> R25,19	330 ohm	(orange-orange-brown)
<input checked="" type="checkbox"/> R26	75 ohm	(violet-green-black)	<input checked="" type="checkbox"/> R27	150 ohm	(brown-green-brown)
<input checked="" type="checkbox"/> R28,32,33	2.2 kohm	(red-red-red)			

Turn the board over, lay it on a flat surface and solder all resistors.

Insert all IC sockets, noting the proper position of pin 1 on each (usually a notch in the plastic). Sockets should not be used for switches S1 and S2. Place a heavy cardboard (the back of a clip-board does nicely) over the sockets, and carefully turn the sandwich over to expose the solder tails of the sockets. Solder only adjacent pins of each socket (ie: pins 1 & 8 on a 14 pin socket). Now the board can be lifted without the sockets falling out. Re-heat each joint, forcing the socket down against the board to seat it properly. All this is to insure that the sockets won't tear foil loose when the IC's are inserted. After this, the rest of the pins on the sockets can be soldered.

Insert and solder the 79L12 regulator, Q3. Observe the marking on the board. Note: if -12 volts is not required on the keyboard socket, this part may be deleted.

Insert and solder all disk ceramic capacitors:

<input checked="" type="checkbox"/> C1-C45, C56-59	0.01 uF, 25 v.	<input checked="" type="checkbox"/> C46,49	.047 uF, 25 v.
<input checked="" type="checkbox"/> C47	.001 uF, 25 v.	<input type="checkbox"/> C48	470 pF, 25 v.
<input type="checkbox"/> C60	33 pF, silver-mica		

Insert and solder the tantalum and electrolytic capacitors, noting the polarity sign (+) marked on the board:

<input type="checkbox"/> C50,52-55	15 uF, 20 v.	<input type="checkbox"/> C51	1.0 uF, 20 v.
------------------------------------	--------------	------------------------------	---------------

Insert and solder the potentiometers:

<input type="checkbox"/> R29,30	20 kohm
<input type="checkbox"/> R31	5 kohm

Insert and solder Q1, the 2N3904 transistor, being sure to position the emitter (E), base, and collector (C) leads correctly.

- [] Mount the phono connector and solder. Also, assemble the coax cable to the plug (optional).
- [] Mount Q2, the LM323, 5 volt regulator and its heatsink. The two screws used for the flange also mount the heatsink as well. Do not use an insulator under the device, but a very thin coating of heat conducting grease (Wakefield) between the device flange and the heatsink is quite desirable. The heads of the screws should be located on the solder side of the board, and care should be taken to not over-tighten them. The leads of Q2 may now be soldered.
- [] Bend the leads of the crystal, taking care not to stress the points where the leads enter the bottom of the crystal case. Insert and solder. A small piece of double-sided foam tape makes an excellent retainer and shock mount.
- [] Insert and solder the jumper options as described below:
 - [] JU1 For non-maskable interrupts to host CPU
 - [] JU2 For 2 MHz system clock (standard S-100)
 - [] JU3 For 4 MHz clock (non-standard & seldom used)
 - [] JU4 If keyboard strobe is positive
 - [] JU5 If keyboard strobe is negative
 - [] JU6,9,13,15 For composite video output to connector J1
 - [] JU7,9,13,15 For video output to J1 and sync output to J2
 - [] JU7,10,12,15 Separated video, horiz, & vert to J2 ***
 - [] JU8 To NOT invert the signal from the light pen
 - [] JU16 To use "preset" instead of "PDC". Also cut the runner at pin 99 of the S100 edge connector.
 - [] JU17 To use Vectored Interrupts, VI 0 thru 7
- [] Insert and solder switches S1 and S2.
- [] Perform a thorough visual check of the board under a strong light to locate and clear any solder bridges between adjacent pads.
- [] Insert board into host system and apply power. Observe that +5 volts appears on each IC socket pin as described in the parts listing. Also check that +5 volts appears on pin 16 of the keyboard socket, and that there is -12 volts on pin 14, if Q3 is installed. Note that this pin can only source about 100 mA to the keyboard.
- [] Turn off the power, remove the board from the system, and with the board lying on a conductive, grounded surface, insert all IC's into their sockets, using the component placement guide and parts list. Take extreme care to insert each IC in the correct direction, and to observe that none of the leads of the IC's fold up under the body (a very common occurrence, and very hard to see!).

***** SPECIAL NOTES *****

The Z80 CPU, 8275 CRT controller, the 2114 rams, and the 2716 eeproms are STATIC SENSITIVE devices. Static preventive measures MUST be employed.

- [] By this time, you should have prepared (or purchased) the program ROM (1) and the character generator ROM (2). Insert these as well.
- [] Replace the board into the system, and connect the monitor RF coax to J1 (or J2 if using separate sync).
- [] Apply power, and using a thumb or forefinger, quickly check the body of each part for overheating. Only the regulator Q2 should get noticeably warm after a minute or so. If any other part gets very warm, the part may be defective or inserted wrong. Turn the power off immediately and correct this!

[] Adjust the 20 kohm pots (R29 and R30) to obtain a raster on the CRT. R30 controls the horizontal sync and position, and R29 controls the vertical sync. When adjusted properly, the cursor should be observed flashing in the upper left-hand corner of the screen.

[] Remove the power. If the on-board keyboard port is not to be used, skip the rest of this section.

Connect the keyboard to the socket, using a 16 pin dip plug and cable wired as follows:

Pins 1 thru 7 of this socket correspond to the ASCII parallel data bits 0 - 6 respectively. Wire these accordingly. Connect the keyboard strobe line to pin 9 of the socket, and use both pins 11 & 12 for the ground (common) return. Power for the keyboard is available on pin 16 (+5 v) and pin 14 (-12 v), when installed.

[] A speaker (8 ohms or greater) may be connected to pin 15 of the keyboard socket. A 1000 ohm volume control, mounted on the keyboard, and wired in series with the speaker, is often desirable.

[] Switch block S1 sets the I/O port address of the board. Position 1 represents the highest order bit (A7) of the address; position 2 - A6; etc. The software supplied assumes the board is addressed at ports F0 to F3 (although F3 is not used), and thus the switch would be set as follows:

A7	A6	A5	A4	A3	A2	
						ON = 0
1	2	3	4	5	6	
						OFF = 1
OFF	OFF	OFF	OFF	ON	ON	

If this port assignment conflicts with the host system assignments, the polling program (described below) and the port equates in the CRTLOOP listing (or host system driver patch) must be redefined. Also, the S1 switch block must be set accordingly.

[] Switch block S2 sets the memory mapped address of the screen ram (2 Kbytes) at any 2K boundary. Thus, if the screen is to be addressed at C000 to DFFF, the switch settings would be:

A15	A14	A13	A12	A11	
1	2	3	4	5	6
OFF	OFF	ON	ON	ON	X

X = Not Used

[] With the board properly address, and with all required IC's and jumpers installed, replace the board into the system (power off, of course), install the keyboard plug and the CRT cable plug(s) as described above.

[] Apply the power again, and with the cursor flashing, enter by some means a short program that will read the keyboard and display the keyboard data. Refer to the sample program furnished, CRTLOOP, for a basic example. In this program, both the on-board keyboard port and a system keyboard port are polled. In say, a CP/M system, a routine similar to this would be part of the CBIOS.

*Trademark of Digital Research Corp.

[] Execute the small program previously loaded into system ram, and observe the CRT's response to the keyboard as you press each key. The system should be acting as a video typewriter, with only the I/O ports active.

- [] Next, try the escape and control codes. The cursor should be moveable, and the flashing, underlining, etc., should be operable. Refer to the QUICK REFERENCE CHART for the definitions of each code, as defined by the ROM 1 software supplied. NOTE: Except for the memory map commands, all escape and control codes are toggle entries, ie: on & off, and effect only keyboard entries following each command.
- [] Adjust the contrast and brightness controls of your monitor device for the best overall character definition. Remember, a converted TV set will not provide the high resolution of a wide bandwidth video monitor unit. Again, only characters typed after invoking a control or escape code will be displayed in that fashion.
- [] With the highlight mode enabled (^N), type a string of characters. Adjust R31 for the desired brightness, relative to characters typed with the highlighting disabled. Alternate control-N's (^N) will enable, then disable, the highlighting function for succeeding keystrokes. NOTE: the ROM 1 software initializes the board to the 'bright' condition. (Note: Release 1.x software is presumed in this text)
- [] Now enter an esc-M from the keyboard. This enables the memory mapped mode. Until an esc-O is entered, the on-board ram occupies a part of the system memory map, at the address assigned by switch block S2.
- [] With the speaker connected as described previously, activating a control-G (^G) should produce a pleasant tone. A ^L (formfeed) will clear the screen.

The VDR-A should be working properly when all these checks have been successfully completed. A *troubleshooting chart* is included in this document to assist in locating some hardware faults. We recognize that it may be difficult to diagnose faults on a product of this type, since the program cannot be modified directly by the host system to assist in isolating problem areas.

If a problem occurs that seems to defy easy solution, PLEASE, PLEASE call or write us. If you find a solution to a problem, again, let us know about it, as we may be able to pass it along to others similarly troubled.

Theory of Operation for the Video Display Board

General Description

The Video Display Board (VDB-A) is a self contained computer terminal, less the monitor and keyboard. The display is comprised of 24 lines of 80 columns, and uses the Intel CRT Controller 8275 and a Z80 microprocessor to control the functions. The 8275 provides cursor control, reverse video, blinking, underlining, highlighting, and light pen function. The displayed characters are in a 5 X 7 format with upper and lower case. Two character generators are available to the user. The board may be interfaced to the host computer via an I/O port or memory mapped mode. The keyboard interface is 8 bit parallel with strobe and a 80 character type ahead buffer. A speaker oscillator circuit is also provided for the audible "bell" tone.

The VDB-A may be divided into five logic blocks: S-100 interface, Microprocessor and control logic, system memory, video display circuits, and memory map circuit. Each block will be discussed below.

S-100 Interface

This portion of the VDB-A provides the I/O interface to the S-100 bus. The Interface uses three I/O addresses whose upper six bits are determined by the dip switch block (S1) connected to the decoder U-26. The two remaining least significant bits perform the following functions:

- 00 Display port status (IN), Display data (OUT)
- 01 Keyboard status (IN).
- 10 Keyboard data (IN).

For example, if the dip switches were set to 00H then the address 80H would read the keyboard status.

The VDB is selected by a correct address presented to U-26 which in turn enables U-34. U-34 is also enabled by SIN or SOUT via a NOR gate. When a display port status is desired pin 15 of U-34 is low and DRIN is high. This allows the port status stored in flip-flop U-24 to be put on the S-100 bus via the tri state gate U-17. The keyboard status is read in the same manner. When the host computer writes to the display, pin 14 of U-34 is low and PWR* is low. This activates the latch U-38 to accept the data on the S-100 bus and hold it for the Z80, and it also sets the status flip-flop U-24. When the host computer reads the keyboard, pin 13 of U-34 is low and DBIN is high. This puts the data stored in latch U-39 on the S-100 bus, and resets the status flip-flop U-24.

The Z80 also writes to U-39, and reads U-38 and the status latches. This is done through the I/O decoder, U-40 and U-33.

Microprocessor and control logic

The Z80 processor controls all of the functions of the VDB-A via the internal address and data buses. Eight I/O ports are addressed via decoder U-40. These functions are:

- S-100 interface status (2 ports)
- S-100 display data (IN)
- S-100 keyboard data (OUT)
- Keyboard latch
- Speaker oscillator circuit
- Memory map ports
- 8275 CRT Controller
- Interrupt flip-flop

There is also special interface circuits to transfer display characters to the 8275. When the 8275 wants data for the next line to be displayed, pin 5 of the 8275 goes high. This sets the flip-flop U-29, which generates an interrupt in the Z80. The Z80 transfers the data to the 8275 by reading the refresh memory. The Z80 tells the 8275 to latch the data by activating pin 5 on the Z80 (A15). This pin is fed to U-43, along with the read signal and the data request from the 8275. The output of U-43 goes low telling the 8275 to latch the data via pin 6 and pin 10, data acknowledge and WR*. When the transfer is finished, the interrupt flip-flop is reset by the Z80.

The keyboard latch is activated by the strobe produced by a parallel keyboard. Once the data is latched, an interrupt is sent to the Z80 processor, which in turn reads the latch.

When the speaker oscillator U-32 is activated by decoder U-40, a 1kHz tone is produced for 500ms.

System Memory

The system memory consists of 2k of ROM and 3k of RAM. The ROM 1 contain the VDB-A control program. The RAM is used for the display refresh memory, keyboard buffer, and control program scatch pad area. All of memory is addressed via the decoder U-31 and the Z80 control lines WR* and MREQ*.

Video Display Circuits

The video display circuits are controlled by the 8275 and the dot clock oscillator. The oscillator is made up of inverters in U-3 and a 13.63 MHz crystal. This output is called the dot clock, and is used to drive the parallel-to-serial shift register, U-1, and the divide by seven, U-2. The output of U-2 is called the character clock, since its period is the width of one character on the screen. The character clock drives the logic in the 8275 to produce the video timing signals. At the rising edge of the character clock, the next character to be displayed is presented to the character generator. On the falling edge of the character clock, the output of the character generator is latched into the shift register, U-1, where the data is serially shifted by the dot clock to the monitor. Before the character is presented to the monitor it is combined with other timing signals from the 8275. These are latched into U-23 on the falling edge of the character clock. These signals are:

- Reverse video
- Video suppression (used during horizontal and vertical retrace, and blinking)
- Light enable (used to display the cursor and underline)
- Highlight
- Horizontal Retrace
- Vertical Retrace

The Horizontal and Vertical retrace pulse widths are controlled by U-5A & B to match most monitors. Also, these signals can be separated from the video data.

Memory Map Interface

The memory map interface used with VDB-A does not access the display memory directly from the S-100 bus as in most systems. This is because the memory is not organized in the same manner as most memory mapped video boards. When the host computer wishes to put a chracter on the screen, the address and data are latched. The latched data is then read by the Z80 processor, which then calculates then proper display address and puts the character on the screen. If the host computer tries to output another character before the Z80 processor has read all of the latches, the S-100 ready line is forced low until the last latch is read.

Address decoding is by the comparator, U-28. The switch block (S2) connected to U-28 allows the user to set the memory map in 2 kbyte increments. The decoder is only activated by a memory write cycle. When a proper address is decoded by U-28, U's 36, 35, and 37 are latched. The address and data is latched by PWR*, and the latch status flip-flop U-41 is set. This tells the Z80 processor that there is a new character to be placed, causing it to read the latches, through the decoder, U-27. Also, when latch U-37 is read, the status flip-flop is reset. If the status flip-flop is set and the host computer wishes to place a character, the ready line is set low via the address decoder and U's 42 and 7.

*** SPECIAL NOTE on monitor requirements ***

In order to get 12 scan lines per character row (needed for lower case descenders and underlining), a horizontal sync rate of 18.720 kHz is used, which is much above the 15.750 kHz normally associated with TV systems. The monitor selected to be used with the VDB-A Video Board must be capable of operation at this higher sync rate, and may require an internal modification to the horizontal oscillator (usually quite simple), if the external adjustment on the monitor does not have enough control range. If the sync frequency is incorrect, multiple cursors, spread out characters, etc. will be displayed.

IC#	DESCRIPTION	STRAPPED PINS	
		5V	GND
30	74LS00	14	7
42	74LS02	14	7
6	74LS02	14	7
25	74LS32	14	7
33	74LS32	14	7
18	74LS04	14	7
21	74LS04	14	7
3	74LS04	14	7
7	74LS05	14	7
16	74LS86	14	7
24	74LS74	14	7,2,3,11,12
29	74LS74	14,4	7
41	74LS74	14,10,4	7
26	8131	16	7,8
28	8131	16	8,1,2
34	74LS138	16,6	8,3
40	74LS138	16,6	8,5
31	74LS138	16,6	8,5
27	74LS138	16,6	8
39	74LS373	20	10
37	74LS373	20	10
35	74LS373	20	10
38	74LS373	20	10
36	74LS373	20	10,8,13,14,17,18
17	74LS125	14	7
32	556	14	7
22	8212	24	12,2
20	Z80	11,24,25	29
4	8275	40	20
8	2114	18	9
9	2114	18	9
10	2114	18	9
11	2114	18	9
12	2114	18	9
13	2114	18	9
19	2716 *	21,24	12,18
15	2716 *	21,24	12,18
14	2716 *(OPTIONAL)	21,24	12,18
1	74LS166	16	8
23	74LS174	16,1	8
2	74LS161	16,1,3,6,7,10	8,4,5
5A	74LS123	16,3,11	8,1,9
5B	74LS123	16,3,11	8,1,9
43	74LS20	14	7

* AVAILABLE PRE-PROGRAMMED FROM THE SIMPLIWAY CO.
 NOTE: Use single supply, 5 volt type only.

MISC. COMPONENTS

QTY	DESCRIPTION
1	LM323 5v, 3a TO3 CASE
1	* HEAT SINK THERMALLOY #6013-B
2	40 PIN SOCKET
5	20 PIN SOCKET
4	24 PIN SOCKET
6	18 PIN SOCKET
12	16 PIN SOCKET
16	14 PIN SOCKET
1	3 FT 16 PIN DIP CABLE (FOR KEYBOARD)
49	.01uF CAPS, DISK 25V +80/-20%
5	15uF TANT CAPS 20V +/- 20%
1	1.0uF TANT CAP 20V +/- 10%
1	.001 uF CAP, DISK 25V +/- 10%
2	.047 uF CAP, DISK 25V +/- 10%
1	470 pF CAP, DISK 25V +/- 10%
1	33.0 pF CAP, Silver mica +/- 10% style DM15
1	68K OHMS 1/4W 5%
1	6.8K OHMS 1/4W 5%
1	220K OHMS 1/4W 5%
1	220 OHMS 1/4W 5%
1	150 OHMS 1/4W 5%
1	75 OHMS 1/4W 5%
1	560 OHMS 1/4W 5%
1	1.5K OHMS 1/4W 5%
2	470 OHMS 1/4W 5%
2	330 OHMS 1/4W 5%
14	10K OHMS 1/4W 5%
1	4.7K OHMS 1/4W 5%
3	2.2K OHMS 1/4W 5%
1	* 5000 OHM POT 3/8" SIDE ADJUST, STANDUP, 0.15" SPACING,
2	* 20K OHM POT (BOURNS SERIES 3386S OR EQUIV.)
1	* CRYSTAL: 13.628 MHz (60 Hz USA) ROM-1 ver.: 1x & 3x
	11.356 MHz (50 Hz FOREIGN) " "
	11.340 MHz (60 Hz USA) 2x & 4x
	9.450 MHz (50 Hz FOREIGN) " "
	Note: Frequency also determined by ROM-1 version used.
1	NPN TRANSISTOR 150 MHZ Ft 2N3904 OR EQUIV.
1	REGULATOR, -12.0 VOLTS, MC79L12 OR EQUIV.
2	6 POSITION DIP SWITCH
1	6 POSITION PIN HEADER Molex #22-05-3061, GC# 41-046 (Opt'l)
1	* P.C. PHONO JACK (OPTIONAL)
2 EA.	6-32 X 3/8" ROUND HEAD MACHINE SCREW, NUT, LOCKWASHER
2	Ejectors Scanbe, Inc. # S-203 or equiv. (Optional)
	* AVAILABLE FROM THE SIMPLIWAY CO.

SOFTWARE OVERVIEW

VIDEOxx.PRN ---

This is the complete source listing of the ROM 1 program, with addresses and annotations. The program, as written will emulate a Micro Term model ACT-4 video terminal. However, with the table of escape and control character equates at the beginning, it should be quite simple to modify the listing for any other codes. It is even possible to use any control and/or escape character for the same function. The program occupies about 1100 bytes, and thus there is plenty of room for any embellishments desired. The listing is self-explanatory; Zilog mnemonics are used. xx = version no.

VIDEOxx.Z80 ---

Same as above, but without address listing for use with Z80 assemblers. Provided only on 8 inch CP/M disk.

VIDEOxx.DTA ---

The object code for above, with origin at 00H. Load with DDT, and offset to a clear portion of ram for your prom-burner device.

CHARGEN.PRN ---

This is a HEX listing of each character block in ROM 2. Each 16 consecutive addresses defines one character from top to bottom, though only the first 10 bytes in each block is used, and the first is always zero. The overall matrix size is 9x7, though 5x7 is used for alpha-numerics.

CHARGEN.DTA ---

Same as above, but in BINARY format to load into system ram at 100H. Supplied on disk only.

CRTLOOP.Z80 ---

This is a demonstration program to exercise the VDB-A I/O ports, and to output video to the monitor device. The program tests both the system keyboard and the VDB-A keyboard port for data, and then outputs the data to the VDB-A, after first checking its status. If a host system keyboard driver program is to be used, just replace the IN (PORT) instructions with CALL (ADDR.) to those routines.

```

0000
0000
0000 ; CRTLOOP.Z80
0000
0000
0000
0000
0000 ; ROUTINE TO TEST CRT PORTS
0000 ; VERSION 1.1 12-30-82
0000 ;
0000 ; ORG=100H & 8080 FORMAT
0000 ;
0000 CRTS EQU 0F9H ;HOST SYSTEM KEYBOARD STATUS PORT
0000 CRTIN EQU 0FAH ;HOST SYSTEM KEYBOARD DATA PORT
0000 CRTO EQU 0F0H ;VDB-A STATUS OUT/ DATA INPUT PORT
0000 CRTIN2 EQU 0F2H ;VDB-A KEYBOARD DATA PORT
0000 CRTS2 EQU 0F1H ;VDB-A KEYBOARD STATUS PORT
0000 ;
0100 ORG 100H
0100 ;
0100 DBF9 START: IN A,(CRTS) ;CHECK STATUS OF HOST KEYBOARD
0102 17 RLA ;ROTATE TO CARRY
0103 DA1101 JP C,CRT1 ;NO-CONTINUE
0106 DBF1 IN A,(CRTS2) ;CHECK VDB-A KEYBOARD STATUS
0108 17 RLA
0109 D20001 JP NC,START ;NO DATA - START OVER
010C DBF2 IN A,(CRTIN2) ;YES - GET DATA
010E C31301 JP CTLC
0111 DBFA CRT1: IN A,(CRTIN) ;YES-GET DATA
0113 FE03 CTLC: CP 3 ;CTL-C CHECK
0115 CA0000 JP Z,0 ;REBOOT TO CP/M
0118 4F LD C,A ;TEMP STORE
0119 DBF0 CRTOUT: IN A,(CRTO) ;CHECK STATUS
011B 17 RLA ;ROTATE TO CARRY
011C DA1901 JP C,CRTOUT ;NO-TRY AGAIN
011F 79 LD A,C ;GET DATA
0120 D3F0 OUT (CRTO),A ;SEND DATA
0122 3E00 LD A,0 ;FOR NEATNESS
0124 C30001 JP START ;LOOP
0000 END

```

```

0111 CRT1 00FA CRTIN 00F2 CRTIN2
00F0 CRTO 0119 CRTOUT 00F9 CRTS
00F1 CRTS2 0113 CTLC 0100 START


```

00 ERRORS

0340	00081828487C08080000000000000000	' 4 '
0350	007C4040780404780000000000000000	' 5 '
0360	00384440784444380000000000000000	' 6 '
0370	007C0408101010100000000000000000	' 7 '
0380	00384444384444380000000000000000	' 8 '
0390	003844443C0444380000000000000000	' 9 '
03A0	00000030300030300000000000000000	' : '
03B0	00000030300030302040000000000000	' ; '
03C0	00081020402010080000000000000000	' < '
03D0	0000007C007C00000000000000000000	' = '
03E0	00201008040810200000000000000000	' > '
03F0	00384404081000100000000000000000	' ? '
0400	003C448AAABC403E0000000000000000	' @ '
0410	00102844447C44444000000000000000	' A '
0420	00784444784444780000000000000000	' B '
0430	00384440404044380000000000000000	' C '
0440	00784444444444780000000000000000	' D '
0450	007C40407840407C0000000000000000	' E '
0460	007C4040784040400000000000000000	' F '
0470	00384440405C44380000000000000000	' G '
0480	004444447C4444440000000000000000	' H '
0490	007C10101010107C0000000000000000	' I '
04A0	003C080808084B300000000000000000	' J '
04B0	00444850605048440000000000000000	' K '
04C0	004040404040407C0000000000000000	' L '
04D0	00446C54544444400000000000000000	' M '
04E0	00444464544C44440000000000000000	' N '
04F0	00384444444444380000000000000000	' O '
0500	00784444784040400000000000000000	' P '
0510	00384444445448340000000000000000	' Q '
0520	00784444785048440000000000000000	' R '
0530	00384440380444380000000000000000	' S '
0540	007C1010101010100000000000000000	' T '
0550	00444444444444380000000000000000	' U '
0560	00444444444428100000000000000000	' V '
0570	0044444454546C440000000000000000	' W '
0580	00444428102844440000000000000000	' X '
0590	00444428101010100000000000000000	' Y '
05A0	007C04081020407C0000000000000000	' Z '
05B0	00382020202020380000000000000000	' ['
05C0	00804020100804020000000000000000	' \ '
05D0	00380808080808380000000000000000	'] '
05E0	00102844000000000000000000000000	' ^ '
05F0	00000000000000FE00000000000000000	' _ '
0600	00303010080000000000000000000000	' ` '
0610	00000038043C443C0000000000000000	' a '
0620	00404078444444780000000000000000	' b '
0630	00000038444040380000000000000000	' c '
0640	0004043C4444443C0000000000000000	' d '
0650	00000038447840380000000000000000	' e '
0660	00102820702020200000000000000000	' f '
0670	00000438444444380478000000000000	' g '
0680	00404070484848480000000000000000	' h '
0690	00100030101010380000000000000000	' i '
06A0	00080018080808082810000000000000	' j '
06B0	00404048506050480000000000000000	' k '

Troubleshooting Hints for the VDB-A Video Display Board

Problem	Probable Cause
1. No Sync on Screen	1a. Adjust Sync Pots b. No POC c. bad 8275, U4. d. check sync ckts e. Program not executing
2. No Character on Screen & Cursor does not move	2a. I/O address wrong b. Check S100 interface circuits
3. No Character on Screen but cursor moves ok	3a. 8275, U4, not sending DRQ b. Z80, U20, not accepting NMI c. NMI flip-flop not being set or reset
4. No keyboard response	4a. Strobe not getting to 8212, U22, or wrong polarity b. Z80, U20, not accepting INT c. Check operation of S100 interface circuits
5. No attributes, or only some missing	5a. check outputs of 8275, U4 b. check 74LS125, U17, and video summing circuits
6. Z80, U20, seems lost - random chars. on screen	6a. check RAM and ROM and Z80 b. address line foil shorts
7. Memory Map wrong address	7a. Wrong address selected b. screen parameters not matched c. check address latches
8. Memory Map not working	8a. enable flip-flop not set
9. Ready line not setting or releasing	9a. status flip-flop not working
10. Cursor lags behind character or every 8th char. repeats	10a. raise C48 to .001 uF. (VDB-A & -A1 revisions only)
11. Crystal won't start, or is erratic.	11a. replace U3, 74LS04 b. change U3 to a 7404.
12. Multiple cursors, spread out char's unstable display	12a. Monitor must be adjusted or modified to get 19 kHz horiz. sync frequency: R-C network in horiz osc changed
13. character line tears	13a. increase value of C54 to 47uF
14. scan line jitters on warm-up; char shifts (VDB-A & -A1 only)	14a. Change C14 to .0022uF poly styrene b. replace U23




TITLE	S-100 INTERFACE 115 P
DATE	3/18/82
SCALE	DRAWN RRP
APPROVED	CHECKED IS
DESIGNED	DRG NO.
	VDB-A-1
ISSUE	

5/09/83
5/30/82
B
D

- NOTES:
1. ALL RESISTORS 1/4 5% (UNLESS OTHERWISE NOTED).
 2. ALL CAPACITORS IN MICRO-FARADS (UNLESS OTHERWISE NOTED).
 3. VOLTAGES SHOWN ARE NOMINAL.

7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100




TITLE	PROCESSOR ~ I/O	DATE	5/09/83
DATE	3/8/82	DRAWN	RMV
SCALE		CHECKED	SPK
APPROVED		DRG NO.	VDB-A-2
ISSUE		DATE	

NOTES: SEE PG. 1/5

5/09/83
9/25/82
3/29/82

E
D
C


Simpleway Products Company



NOTES: SEE PG. 1/5

ISSUE B
 DATE 3/30/82
 TITLE SYSTEM MEMORY 31S P

DATE 3/8/82	DRAWN RMV
SCALE	CHECKED
APPROVED <i>[Signature]</i>	DRG. NO. VDB-A-3
Simpliway Products Company	



TITLE VIDEO GENERATOR 91.5 P
 DATE 3/3/82 DRAWN RMV
 SCALE 1:1 CHECKED [Signature]
 APPROVED [Signature] DRG NO. VDB-9-4
 Simplway Products Company


ISSUE DATE
 5/09/83
 9/26/82
 9/30/83

COMP OUT
 VIDEO OUT
 (HORIZ) SYNC OUT
 (VERT) SYNC OUT

15 CONNECTIONS TO
 INTERNAL BUSS - SEE PAGE 2

NOTES: SEE PG. 1 / 5

8275
 8275
 8275



A
 3/30/82
 B
 5/09/83

ISSUE	DATE
A	3/30/82
B	5/09/83

TITLE: MEM. MAP INTR. 515 P
 DATE: 3/9/82
 SCALE: ~
 DRAWN: RMP
 CHECKED: BX
 APPROVED: [Signature]
 DRG NO.: VDB-A-5
 Simplway Products Company

TO ORDER: Please check the items desired: May. 30, 1984

- VDB-A2 Video Board can be ordered in 3 ways:
- Bare board with standard 24 x 80 source code, includes heat sink and phono connector. \$ 49.50
 - Complete kit less crystal & eproms (Order eproms & crystal to match Rel. #, below) \$197.50
 - Assembled & soldered, but WITHOUT IC's/eproms you get your own & test. (state crystal Freq) \$182.50

- VDB-A2 Assembled and tested, with programmed eproms
- With standard 24 x 80 source code \$269.00
 - With VIDSTAR (Wordstar/dBase II) source code 279.00
 - With VIDSTAR 25th line non-scrolling, status "VIDSTAR" emulates the Televideo 920 terminal! 285.00

- ROM 1 Pre-programmed eproms for above source code
- Release 1.x : 24 lines x 80 characters, std. 18.50
 - Release 3.x : VIDSTAR for Wordstar / dBASE II 28.50
 - Release 4.x : VIDSTAR 25th line non-scrolling 32.50

- Character Generator eproms, 2716, 450 nS (ok at 4 MHz)
- ROM 2 Std. alpha-numeric, 5 x 7 matrix & 1-c 18.50
 - ROM 3 Graphics, Greek, a Potpourri (no source) 18.50

- Source and Data on 8" SSSD CP/M(tm) Disc (inc ROM 2)
- Release 1.x : 24 lines x 80 characters, std. 8.50
 - Release 3.x : VIDSTAR for Wordstar / dBASE II 22.75
 - Release 4.x : VIDSTAR with 25th line nonscroll 27.75

- Crystals, HC-18 size, wire leads, for Rel's 1.x & 3.x
- 13.628 MHz crystal (60 Hz. - USA) 18.9kHz 7.00
 - 11.357 MHz crystal (50 Hz. - foreign) 18.9kHz 9.00
- For Rel. 2.x (obsolete) and 4.x only :
- 11.340 MHz crystal (60 Hz. - USA) 15.7kHz 8.00
 - 9.4500 MHz crystal (50 Hz. - foreign) 15.7kHz 9.00

- Miscellaneous
- Serial Keyboard port adapter ** T.B.A.
 - LP-A LIGHT PEN for the VDB-A ** T.B.A.
 - Trim-pot set (2 - 20kohm, 1 - 5kohm) 4.50
 - 8275 CRT controller IC 27.75
 - Complete set of IC's & Q1, less eproms 73.00

Documentation	Complete	source only
<input type="checkbox"/> Release 1.x,	10.00	5.00
<input type="checkbox"/> Release 3.x,	16.00	11.00
<input type="checkbox"/> Release 4.x,	20.00	15.00
<input type="checkbox"/> No source list	5.00	-----
(refundable with VDB-A purchase) + 1.50 S&H -----		

Please add \$3.00 for shipping & handling 3.00

(Ill. residents please add 7% sales tax) -----

Prices subject to change without notice TOTAL -----

VISA / MASTERCARD NO. -----

Expiration date ----- Init. -----

Send C.O.D. Payment enclosed Amount \$ -----

Mail to: SIMPLIWAY PRODUCTS CO. or Phone:
 P.O. Box 601 (312) 359 - 7337
 Hoffman Estates, Il.
 60195 ** COMING SOON !!



The form below is your shipping label. Please type or print: =====

Ship To: Name -----

Address -----

City -----

State ----- ZIP -----

Simpliway Products Company

P.O. BOX 601
HOFFMAN ESTATES, IL 60195

HOW TO CONFIGURE 'WORDSTAR' & 'dBASE II' FOR THE SIMPLIWAY VDB-A VIDEO BOARD Releases 3.x & 4.x

Using the control codes that come standard with your Simpliway Video Board, configure your Wordstar in the following manner. With the INSTALL program, configure Wordstar to use the Televideo 912/920 terminal and the printer you are using. After you have installed the terminal and printer, enter the patch area by answering 'NO' to the prompt, and make the following changes:

ADDRESS	DATA
=====	=====
ERAEOL:	2
ERAEOL:+1	1B
ERAEOL:+2	54
LINDEL:	2
LINDEL:+1	1B
LINDEL:+2	52
LININS:	2
LININS:+1	1B
LININS:+2	45
DELCUS:	0
DELMIS:	0

Now save your Wordstar by typing 'O' and 'Y'.

Your Simpliway Video Board can now take advantage of all of the Televideo 912/920 terminal features offered by Wordstar.

Installing DBASE II

1. Install Televideo 920 terminal
2. Change clear screen command from 'ESC- *' to 'ESC- Z'.


```

0235 01D0F6 CLS: LD BC,-98*24 ;LOAD COUNTER
0236 210008 LD HL, TOPSCR ;LOAD TOP A
0237 36F1 INTLP: LD (HL), ENDDMA ;FILL MEMORY WITH END DMA
023D 23 HL ;
023E 03 INC ;COUNTER EQ ZERO?
023F 03 BIT 7,B ;
0241 20F8 JR NZ,INTLP ;
0243 0618 LD B,24 ;
0245 216008 HL, TOPSCR+96 ;LOAD COUNTER
0248 116200 DE,98 ;POINT AT END OF LINE
024B 36F0 ADD (HL), ELCODE ;LOAD OFFSET PER LINE
024D 17 HL, DE ;DEMOTES END OF LINE
024E 10F5 DJNZ ATTOP ;ADD OFFSET FOR NEXT LINE
0250 ; ;LOOP TILL 24 LINES DONE
0250 013E00 LD BC, DLEND-ISCRTBL ;INITIALIZE SCRTBL
0251 110012 LD DE, SCRTBL ;
0256 218E02 LD HL, ISCRTBL ;
0257 EDB0 LDIR ;
025B ; ;
025B 2A0012 LD HL, (SCRTBL) ;GET FIRST LINE ADDRESS
025E CBB0 RES 7,H ;RESET DMA BIT
0260 3E80 LD A,80H ;CLEAR ATTRIBUTE BYTE
0262 320811 LD (ATTBUF),A ;
0265 0E00 ; ;
0267 51 LD C,0 ;INITIALIZE REGISTERS
0268 41 LD D,C ;
0269 59 LD B,C ;
026A CDE602 CALL CURSOR ;INITIALIZE CURSOR
026D ; ;
026D 3AD711 LD A,(MMSTATUS) ;IF MEM MAP ON FILL SPACES
0270 FE00 CP 0 ;
0272 4AF706 CALL NZ,MMPILL ;YES - PUT SPACES
0275 09 RET ;
0276 ; ;
0276 ; CRT SCREEN PARAMETER TABLE ;
0277 564422D41322056657220342E30 ;
0285 8020F32000 DEFB 80H,20H,0F3H,20H,00H ;SCREEN CONTROL PARAMETERS
PARTBL: DEFB HCR ;
DEFB VVVR ;
DEFB ULL ;
DEFB MFCB ;
;
ISCTBL: DEFW TOPSCS ;
DEFW TOPSCB+98 ;
DEFW TOPSCB+98*2 ;
DEFW TOPSCB+98*3 ;
DEFW TOPSCB+98*4 ;
DEFW TOPSCB+98*5 ;
DEFW TOPSCB+98*6 ;
DEFW TOPSCB+98*7 ;
DEFW TOPSCB+98*8 ;
DEFW TOPSCB+98*9 ;
DEFW TOPSCB+98*10 ;
DEFW TOPSCB+98*11 ;
DEFW TOPSCB+98*12 ;
DEFW TOPSCB+98*13 ;
028A 4F DEFB HCR ;
028B 58 DEFB VVVR ;
028C 79 DEFB ULL ;
028D 09 DEFB MFCB ;
;
028E 0088 DEFW TOPSCS ;
0290 6288 DEFW TOPSCB+98 ;
0292 6488 DEFW TOPSCB+98*2 ;
0294 2689 DEFW TOPSCB+98*3 ;
0296 8689 DEFW TOPSCB+98*4 ;
0298 E889 DEFW TOPSCB+98*5 ;
029A 4C8A DEFW TOPSCB+98*6 ;
029C AE8A DEFW TOPSCB+98*7 ;
029E 108B DEFW TOPSCB+98*8 ;
02A0 728B DEFW TOPSCB+98*9 ;
02A2 D48B DEFW TOPSCB+98*10 ;
02A4 368C DEFW TOPSCB+98*11 ;
02A6 988C DEFW TOPSCB+98*12 ;
02A8 FABC DEFW TOPSCB+98*13 ;
02AA 5C8D DEFW TOPSCB+98*14 ;
02AC BE8D DEFW TOPSCB+98*15 ;
02AE 208E DEFW TOPSCB+98*16 ;
02B0 828E DEFW TOPSCB+98*17 ;
02B2 E48E DEFW TOPSCB+98*18 ;
02B4 468F DEFW TOPSCB+98*19 ;
02B6 A88F DEFW TOPSCB+98*20 ;
02B8 0A90 DEFW TOPSCB+98*21 ;
02BA 6C90 DEFW TOPSCB+98*22 ;
02BC CE90 DEFW TOPSCB+98*23 ;
02BE 3091 DEFW TOPSCB+98*24 ;
02C0 0000 DEFW 0000 ;
WDMOVE: LD (DUMMY),HL ;SWAP LINES IN TABLE
; TO PREVENT FLASHING
DLEND: RET ;
RDMMOV EDU WDMOVE-ISCRTBL+SCRTBL ;ADDRESS OF WORD LOAD
; ;
; MOVE CURSOR ROUTINE ;
; ;
; This routine moves the cursor on the screen ;
; based on the data in registers C & E. ;
; ;
CURSOR: LD A,CURPOS ;SEND CONTROL CHAR
OUT (CRTC),A ;
LD A,E ;SEND COLUMN
OUT (CRTD),A ;
LD A,C ;SEND LINE
OUT (CRTD),A ;
LD A,(HL) ;SEE IF DMA
AND OF0H ;STRIP LSB'S
CP OF0H ;
RET NZ ;NO RETURN
LD (HL),? ;PUT SPACE SO CURSOR WILL APPEAR
; ;
; KEYBOARD BUFFER TO S100 SERVICE ROUTINE ;
; ;
; This routine checks the S100 keyboard port ;
; status and return if busy or loads the port ;
; with the next character in the keyboard ;
; buffer. ;
KEYOUT: IN A,(KYS100) ;CHECK STATUS
RET C ;NOT READY RETURN
PUSH HL ;SAVE HL
LD HL,(KYDTA) ;GET OUTPUT BUFFER ADDR
DEC (IX+0) ;DEC COUNTER
LD A,L ;CHECK ADDR AT BOTTOM
BOTKEY CP ;NO THEN SKIP
JR NZ,NBORT1 ;POINT TO TOP
LD HL,TOPKEY ;GET CHARACTER
LD A,(HL) ;(KYS100),A ;
INC HL ;INC POINTER
LD HL,(KYDTA),HL ;SAVE POINTER
POP RET ;RESTORE HL
; ;
; ATTRIBUTE CONTROL ROUTINES ;
; ;
02C5 09 ;
02C6 ;
02C6 ;
02C6 ;
02C6 ;
02C6 ;
02C6 ;
02C6 3E80 ;CURSOR: LD A,CURPOS
02C8 D341 OUT (CRTC),A
02CA 7E LD A,E ;SEND COLUMN
02CB D340 OUT (CRTD),A
02CD 79 LD A,C ;SEND LINE
02CE D340 OUT (CRTD),A
02D0 7E LD A,(HL) ;SEE IF DMA
02D1 E6F0 AND OF0H ;STRIP LSB'S
02D3 FE00 CP OF0H ;
02D5 C0 RET NZ ;NO RETURN
02D6 3620 LD (HL),? ;PUT SPACE SO CURSOR WILL APPEAR
02D8 09 RET ;
02D9 ;
02D9 ; KEYBOARD BUFFER TO S100 SERVICE ROUTINE ;
02D9 ; ;
02D9 ; This routine checks the S100 keyboard port ;
02D9 ; status and return if busy or loads the port ;
02D9 ; with the next character in the keyboard ;
02D9 ; buffer. ;
02D9 ;
02D9 KEYOUT: IN A,(KYS100) ;CHECK STATUS
02DB 1F RET C ;NOT READY RETURN
02DC D8 PUSH HL ;SAVE HL
02DD E5 LD HL,(KYDTA) ;GET OUTPUT BUFFER ADDR
02DE 2AD511 DEC (IX+0) ;DEC COUNTER
02E1 DC3E00 LD A,L ;CHECK ADDR AT BOTTOM
02E4 7D BOTKEY CP ;NO THEN SKIP
02E5 FED0 JR NZ,NBORT1 ;POINT TO TOP
02E7 2003 LD HL,TOPKEY ;GET CHARACTER
02E9 21A011 LD A,(HL) ;(KYS100),A
02EC 7E INC HL ;INC POINTER
02ED D320 LD HL,(KYDTA),HL ;SAVE POINTER
02EF 23 POP RET ;RESTORE HL
02F0 22D511 ;
02F3 E1 ;
02F4 09 ;
02F5 ;
02F5 ; ATTRIBUTE CONTROL ROUTINES ;
02F5 ; ;

```

D3 20

```

02F5 ;
02F5 ; HOME ROUTINE
02F5 ;
02F5 ; This routine clears the screen and puts the
02F5 ; cursor at the home position.
02F5 ;
02F5 ; HOME:
02F5 E1 POP HL ;RESTORE REGISTER
02F5 D33502 JP CLS ;CLEAR SCREEN
02F9 ;
02F9 ; SET CURSOR POSITION ROUTINE
02F9 ;
02F9 ; This routine takes the next two byte from the
02F9 ; $100 video port and moves the cursor according
02F9 ; to the values.
02F9 ;
02F9 ; STCLR:
02F9 E1 POP HL ;RESTORE REGISTER
02F9 D5 PUSH DE ;SAVE OLD CURSOR POSITION
02F9 C5 PUSH BC
02F9 C0E000 CALL STATUS ;WAIT FOR CURSOR LINE
02F9 D810 IN A,($100) ;GET CURSOR LINE
0301 E67F AND 7FH ;STRIP PARITY
0303 D620 SUB OFFSET ;REMOVE OFFSET
0305 FE19 CP 25 ;IF > MAX, MAKE MAX
0307 0E18 LD C,24
0309 F20D03 JP P,CURRNT
030C 4F LD C,A
030D CDEC00 CALL STATUS ;WAIT FOR CURSOR COLUMN
0310 D810 IN A,($100) ;GET CURSOR COLUMN
0312 E67F AND 7FH ;STRIP PARITY
0314 D620 SUB OFFSET ;REMOVE OFFSET
0316 FE50 CP 8C ;IF > MAX, MAKE MAX
0318 1E4F LD E,79
031A F21E03 JP P,CURCLR
031D 5F LD E,A
031E 79 LD A,C
031F FE18 LD A,C
0321 200C JR NZ,NO25
0323 E1 POP HL ;WASTE OLD CURSOR POSITION
0324 7D LD A,L ;CALC LINE ADDRESS
0325 32D011 LD HL,(SAVLN),A ;REMOVE DMA CONTROL
0328 E1 POP HL ;ADD COLUMN TO ADDRESS
0329 7D LD A,L ;SET ATTRIBUTE REQUEST FLAG
032A 32DE11 LD HL,(ATTFLG),A ;MOVE CURSOR
032D 1802 LD A,CURSOR
032F E1 POP HL
0330 E1 POP HL
0331 CDDF01 CALL LNADR
0334 CDF201 CALL FILL
0337 19 ADD HL,DE
0338 3E01 LD A,I
033A 32D911 LD HL,(ATTFLG),A
033D CDC602 CALL CURSOR
0340 C9 RET
;
0341 ; CURSOR UP ROUTINE
0341 ;
0341 ; This routine moves the cursor up one line,
0341 ; if the line is more than the minimum value.
0341 ;
0341 ; CURUP:
0341 E1 POP HL ;RESTORE REGISTER
0342 79 LD A,C ;AT FIRST LINE?
;
0343 FE00 POP 0
0345 C8 RET Z ;YES - DO NOTHING
0346 0D DEC C ;SUBTRACT ONE FROM LINE
0347 18E8 JR PLCLR ;PLACE CURSOR
;
; CURSOR DOWN ROUTINE
;
; This routine moves the cursor down one line
; if the line is less than maximum value.
;
; CURDN:
0349 E1 POP HL ;RESTORE REGISTER
034A 79 LD A,C ;AT BOTTOM LINE
034B FE18 CP 24
034D C8 RET Z ;YES - DO NOTHING
034E FE17 CP 23
0350 C8 RET Z
0351 0C INC C ;ADD ONE TO LINE
0352 18DD JR PLCLR ;PLACE CURSOR
;
; CURSOR RIGHT ROUTINE
;
; This routine moves the cursor right one
; column if the column is less than the
; maximum value.
;
; CURRT:
0354 E1 POP HL ;RESTORE REGISTER
0355 78 LD A,E ;AT END OF LINE?
0356 FE4F CP 79
0358 C8 RET Z ;YES - DO NOTHING
0359 1C INC E ;ADD ONE TO COLUMN
035A 18D5 JR PLCLR ;PLACE CURSOR
;
; CURSOR LEFT ROUTINE
;
; This routine move the cursor left one column
; if the column is greater than the minimum value.
;
; CURLT:
035C E1 POP HL ;RESTORE REGISTER
035D 78 LD A,E ;AT BEGINING OF LINE?
035E FE00 CP 0
0360 C8 RET Z ;YES DO NOTHING
0361 1D DEC E ;SUBTRACT ONE FROM COLUMN
0362 18CD JR PLCLR ;PLACE CURSOR
;
; ERASE TO END OF LINE ROUTINE
;
; This routine erases the line from the cursor position
; to the end of the line.
;
; EOL:
0364 E1 POP HL ;RESTORE REGISTER
0365 E5 PUSH HL ;SAVE REGISTERS
0366 D5 CALL PRVATT ;FIND PREVIOUS ATTRIBUTE
0367 CDS406 LD B,A ;TEMP STORE
0368 7E LD A,(HL) ;GET CHARACTER
036C FEFO CP ELCODE ;AT EOL?
036E 282F JR Z,EOLND ;YES - DO NOTHING
0370 FEB0 CP BOH ;OFF ATTRIBUTE BYTE
0372 200A JR NZ,EOLATT ;NO - PUT SPACE
0374 23 INC HL ;ADVANCE POINTER
0375 7E LD A,(HL) ;GET CHARACTER

```

```

0376 FE00 CP ELCODE
0378 2825 JR Z,EOLEND
037A 3620 LD (HL),
037C 1817 JR EOLL,
037E 3620 LD (HL),
EOLATT: INC HL
0381 7E LD A,(HL)
0382 FE00 CP
0384 2819 JR Z,ELEND
0386 3E80 LD A,90H
0388 B8 CP B
0389 2002 JR NZ,EOLSP
038B 3E71 LD A,ENDDMA
038E 23 INC HL
038F FE00 CP
0391 280C JR Z,ELEND
0393 3620 LD (HL),
EOLL: INC HL
0396 7E LD A,(HL)
0397 FE00 CP
0399 2804 JR Z,ELEND
039B 36F1 LD (HL),ENDDMA
039D 1876 JR EOLL,
EOLEND: LD A,(MMSTATUS)
03A2 FE00 CP
03A4 C4F706 CALL NZ,MMFILL
03A7 D1 POP DC
03A8 E1 POP HL
03A9 C9 RET
03AA
03AA
03AA
03AA
EOL: ERASE TO END OF SCREEN ROUTINE
;
;
; This routine erases the screen from the
; current cursor position.
POP HL
EOL1
A,C
LD 24
CP
RET 7
PUSH HL
PUSH DE
PUSH BC
LD B,66
INL C
CALL UNADD
03BB 36F1 LD (HL),ENDDMA
03BD 23 INC HL
03BE 10FB DJNZ EOLSP
03C0 3E17 LD A,23
03C2 B9 CP C
03C3 20F0 JR NZ,ENL
03C5 3AD711 LD A,(MMSTATUS)
03C6 FE00 CP
03C8 C1 POP BC
03C9 C5 POP BC
CALL NZ,MMFILL
03CF C1 POP BC
03D0 D1 POP DE
03D1 E1 POP HL

03D2 C9 RET
;
; DELETE LINE
;
; this routine deletes the line the cursor is on
; and scrolls all the remaining line under it up one
;
;
; DELIN: POP HL ;RESTORE REGISTER
; PUSH BC ;SAVE REGISTERS
; PUSH DE
; PUSH HL
; LD A,(TOPSCR+98*23) ;REMOVE SYNC BYTE
; CP STPDM
; JR NZ,DVRSTP
; LD A,ENDDMA
; LD (TOPSCR+98*23),A
; LD HL,SCRTBL ;LOAD TOP OF TABLE
; LD B,0 ;CLEAR B FOR ADD
; RLC ;MULTIPLY LINE # BY 2
; ADD ;ADD OFFSET
; LD HL,BC ;MOVE TO DE
; LD E,L
; LD D,H
; LD A,(HL)
; LD (TEMP2),A ;GET ADDRESS OF DELETED LINE
; INC ;STORE IT
; INC ;GET SECOND BYTE
; LD A,(HL)
; LD (TEMP2+1),A
; INC HL
; LD A,46
; SUB C ;CALCULATE COUNT
; JR Z,DNDMOV ;SUBTRACT CURRENT LINE
; LD C,A ;IF ZERO DON'T MOVE
; LD ;MOVE TO C
; IN A,(CRIC) ;LOOK FOR END OF FRAME
; IN A,(CRIC) ;GET IRQ BIT
; AND ZOH ;MASK FOR IRQ BIT
; JR Z,DORTWT ;NO - WAIT FOR IT
; ;MOVE TABLE
; LD HL,(TEMP2) ;PUT THIS ADDRESS AT BOTTOM
; LD (SCRTBL+46),HL ;MASK DMA BIT
; LD RES 7,H ;CHECK I/O MEM MAP FLAG
; LD A,(MMSTATUS)
; CP 0
; JR Z,DFIL ;IF I/O FILL WITH DMA
; LD B,80 ;LOAD COUNT
; LD (HL), ;PUT SPACE ON SCREEN
; INC HL ;ADVANCE POINTER
; DJNZ EOLP ;LOOP TILL DONE
; LD B,16 ;LOAD CTR FOR DMA BYTES
; LD HL,DE ;LOAD LINE COUNT
; LD B,95 ;PUT DMA ON SCREEN
; LD (HL),ENDDMA ;ADVANCE POINTER
; LD HL,DE ;LOOP TILL DONE
; POP HL
; POP DE
; POP BC
; JP CALLN
; ;INSERT LINE
;

```


Address	Instruction	Comment	Register	Operation
04B7 3E01	LD	A.1	JR	ATDONE
04BB 32D911	LD	(ATTFLG),A	LD	A,(HL)
04BE C9	RET	;	LD	B,A
04BF	;	PLACE ATTRIBUTE ROUTINE	LD	A,(ATTBUF)
04BF	;		CP	B
04BF	;		JR	Z,NOCHG
04BF	;	This routine places the attribute byte in	XOR	A
04BF	;	refresh memory, but merges it with the last	CP	E
04BF	;	character if it was an attribute.	JR	Z,NOAT2
04BF	;	Plus alot of house cleaning.	HL	
04BF	;		DEC	CALL
04BF AF	XOR	A	INC	PRVAT2
04C0 32D911	LD	(ATTFLG),A	INC	HL
04C3	CALL	PRVAT2	LD	E,A
04C6 32DA11	LD	(TEMP),A	LD	A,(ATTBUF)
04C9 D5	PUSH	BC	CP	E
04CA D5	PUSH	DE	CP	E
04CB D2E06	CALL	IMPSON	JP	Z,ATDONE
04CE	DEC	HL	LD	A,(ATTBUF)
04CF 7E	LD	A,(HL)	CP	E
04D0 E6C0	AND	0C0H	CP	E
04D2 FE80	CP	80H	JP	Z,ATDONE
04D4 2B43	JR	Z,MERGE	LD	A,(ATTBUF)
04D6 23	INC	HL	LD	(HL),A
04D7 7E	LD	A,(HL)	HL	
04D8 FE80	CP	E	LD	HL
04DA D2E05	JP	Z,ATDONE	LD	HL
04DB FECC	CP	0C0H	LD	HL
04E1 2B77	JR	Z,ATTSP	JR	ATDONE
04E3 FE80	CP	80H	CP	E
04E5 2B32	JR	Z,MERGE	JR	Z,ATDONE
04E7 32DA11	LD	A,(TEMP)	LD	A,(ATTBUF)
04EA 47	LD	B,A	LD	B,A
04EB 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
04EE BB	CP	B	CP	B
04EF D2E05	JP	Z,ATDONE	INC	NZ,ATTMT
04F2 D2DA06	CALL	MVCHRT	CALL	MVCHRT
04F5 3AD811	LD	A,(ATTBUF)	JR	ATDONE
04F7 77	LD	(HL),A	LD	HL
04F9	;		JR	ATDONE
04F9 23	ATTBUF:	INC	LD	A,(HL)
04FA 7E	LD	A,(HL)	LD	B,A
04FB FE80	CP	E	LD	A,(ATTBUF)
04FD D2E05	JP	Z,ATDONE	CP	B
0500 23	INC	HL	JR	Z,ATDONE
0501 7E	LD	A,(HL)	LD	(HL),A
0502 FE80	CP	E	LD	HL
0504 D2A1605	JP	Z,ATONE	INC	HL
0507 E6C0	AND	0C0H	LD	A,(HL)
0509 FE80	CP	80H	CP	E
050B 2B3C	JR	Z,ATTSAM	JR	Z,ATDONE
050D FECC	CP	0C0H	LD	(HL),A
050F 2B2A	JR	Z,DMA1	LD	HL
0511 D2DA06	CALL	MVCHRT	LD	HL
0514 7B	LD	A,B	LD	HL
0515 77	LD	(HL),A	LD	HL
0516 2B	ATONE:	DEC	CP	E
0517 1B6D	;			
0519 7E	MERGE:			
051A 47	LD	A,(HL)	LD	A,(HL)
051B 3AD811	LD	B,A	LD	B,A
051E BB	CP	B	CP	B
051F 2B17	JR	Z,NOCHG	JR	Z,NOCHG
0521 AF	XOR	A	XOR	A
0522 BB	CP	E	CP	E
0523 2B0D	JR	Z,NOAT2	JR	Z,NOAT2
0525 2B	HL		HL	
0526 D27606	CALL	PRVAT2	CALL	PRVAT2
0529 23	INC	HL	INC	HL
052A 5F	LD	E,A	LD	E,A
052B 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
052E BB	CP	E	CP	E
052F D2E05	JP	Z,ATDONE	JP	Z,ATDONE
0532 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
0535 77	LD	(HL),A	LD	(HL),A
0536 1B01	JR	ATTBK	JR	ATTBK
0538 23	INC	HL	INC	HL
0539 1B4B	INC	HL	INC	HL
053R	;			
053B 3680	DMA1:		LD	(HL),80H
053D 23	INC	HL	INC	HL
053E 7E	LD	A,(HL)	LD	A,(HL)
053F FE80	CP	E	LD	E,80H
0541 2B02	JR	Z,DMAOVR	JR	Z,DMAOVR
0543 3620	LD	(HL),A	LD	(HL),A
0545 2B	DMAOVR:	DEC	LD	HL
0546 2B	HL		LD	HL
0547 1B3D	JR	ATDONE	JR	ATDONE
0549	;			
0549 7E	ATTSAM:		LD	A,(HL)
054A 47	LD	B,A	LD	B,A
054B 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
054E BB	CP	B	CP	B
054F 2C06	JR	NZ,ATTMT	JR	NZ,ATTMT
0551 23	INC	HL	INC	HL
0552 D2E05	CALL	MVCHRT	CALL	MVCHRT
0555 1B2F	JR	ATONE	JR	ATONE
0557 2B	ATTMT:	DEC	LD	HL
0558 1B2C	JR	ATONE	JR	ATONE
055A	;			
055A 3ADA11	ATTSF:		LD	A,(TEMP)
055D 47	LD	B,A	LD	B,A
055E 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
0561 BB	CP	B	CP	B
0562 2B22	JR	Z,ATDONE	JR	Z,ATDONE
0564 77	LD	(HL),A	LD	(HL),A
0565 23	INC	HL	INC	HL
0566 7E	LD	A,(HL)	LD	A,(HL)
0567 FE80	CP	E	CP	E
0568 3620	JR	Z,ATDONE	JR	Z,ATDONE
056D 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
0570 FE80	CP	80H	CP	80H
0572 2B12	JR	Z,ATDONE	JR	Z,ATDONE
0574 23	INC	HL	INC	HL
0575 7E	LD	A,(HL)	LD	A,(HL)
0576 FE80	CP	E	CP	E
0517 186D	;			
0519 7E	MERGE:			
051A 47	LD	A,(HL)	LD	A,(HL)
051B 3AD811	LD	B,A	LD	B,A
051E BB	CP	B	CP	B
051F 2B17	JR	Z,NOCHG	JR	Z,NOCHG
0521 AF	XOR	A	XOR	A
0522 BB	CP	E	CP	E
0523 2B0D	JR	Z,NOAT2	JR	Z,NOAT2
0525 2B	HL		HL	
0526 D27606	CALL	PRVAT2	CALL	PRVAT2
0529 23	INC	HL	INC	HL
052A 5F	LD	E,A	LD	E,A
052B 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
052E BB	CP	E	CP	E
052F D2E05	JP	Z,ATDONE	JP	Z,ATDONE
0532 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
0535 77	LD	(HL),A	LD	(HL),A
0536 1B01	JR	ATTBK	JR	ATTBK
0538 23	INC	HL	INC	HL
0539 1B4B	INC	HL	INC	HL
053R	;			
053B 3680	DMA1:		LD	(HL),80H
053D 23	INC	HL	INC	HL
053E 7E	LD	A,(HL)	LD	A,(HL)
053F FE80	CP	E	LD	E,80H
0541 2B02	JR	Z,DMAOVR	JR	Z,DMAOVR
0543 3620	LD	(HL),A	LD	(HL),A
0545 2B	DMAOVR:	DEC	LD	HL
0546 2B	HL		LD	HL
0547 1B3D	JR	ATDONE	JR	ATDONE
0549	;			
0549 7E	ATTSAM:		LD	A,(HL)
054A 47	LD	B,A	LD	B,A
054B 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
054E BB	CP	B	CP	B
054F 2C06	JR	NZ,ATTMT	JR	NZ,ATTMT
0551 23	INC	HL	INC	HL
0552 D2E05	CALL	MVCHRT	CALL	MVCHRT
0555 1B2F	JR	ATONE	JR	ATONE
0557 2B	ATTMT:	DEC	LD	HL
0558 1B2C	JR	ATONE	JR	ATONE
055A	;			
055A 3ADA11	ATTSF:		LD	A,(TEMP)
055D 47	LD	B,A	LD	B,A
055E 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
0561 BB	CP	B	CP	B
0562 2B22	JR	Z,ATDONE	JR	Z,ATDONE
0564 77	LD	(HL),A	LD	(HL),A
0565 23	INC	HL	INC	HL
0566 7E	LD	A,(HL)	LD	A,(HL)
0567 FE80	CP	E	CP	E
0568 3620	JR	Z,ATDONE	JR	Z,ATDONE
056D 3AD811	LD	A,(ATTBUF)	LD	A,(ATTBUF)
0570 FE80	CP	80H	CP	80H
0572 2B12	JR	Z,ATDONE	JR	Z,ATDONE
0574 23	INC	HL	INC	HL
0575 7E	LD	A,(HL)	LD	A,(HL)
0576 FE80	CP	E	CP	E

```

0578 280B JR Z,SPQVR ;YES - STOP
0579 3680 LD (HL),B0H ;PUT NO ATT BYTE ON SCREEN
057C 23 INC HL ;MOVE POINTER
057D 7E LD A,(HL) ;GET CHARACTER
057E FE CP ELCODE ;AT END OF LINE?
0580 2802 JR Z,OVRSP ;YES - THEN STOP
0582 3620 LD (HL),. ;OR PUT SPACE BEHIND ATTRIBUTE
OVRSP: DEC HL ;POINT AT NEXT CHARACTER
0585 2B DEC HL ;
0586 E5 ;
0587 2AD811 HL ;GET LINE ADDRESS
058A CD3412 LD HL,(TEMP2) ;SWAP SCAN LINE IN TABLE
058D E1 CALL RWDMOV ;RESTORE REGISTERS
058E D1 POP DE
058F C1 POP BC
0590 C9 RET

;
0591 ;
0591 ; ADJUST SCREEN
; This routine prevents the over write of attributes
; already placed on the screen or removes unnecessary
; attributes.
0591 3AD811 LD A,(ATIBUF) ;GET LATEST ATTRIBUTE
0594 BE CP (HL) ;SAME AS PRESENT?
0595 200A JR NZ,NOTSAM ;NO - CONTINUE
0597 23 INC HL ;SET POINTER
0598 CD2806 CALL THPSON ;DO TEMP SCAN
059B CD0C05 CALL MOVSCR ;WRITE OVER ATTRIBUTE
059E 23 INC HL ;RESET POINTER
059F 1833 JR EDSON ;END TEMP SCAN
05A1 25 INC HL ;POINT TO NEXT POSSIBLE ATTRIBUTE
05A2 7E LD A,(HL) ;GET CHARACTER
05A3 FE CP ELCODE ;AT EDL?
05A5 2002 JR NZ,ADJQVR ;NO - CONTINUE
05A7 2B DEC HL ;RETURN POINTER
05A8 C9 RET
05A9 23 ADJQVR: INC HL
05AA 7E LD A,(HL) ;GET CHARACTER
05AB FE CP ELCODE ;AT EDL
05AD 282E JR Z,ATTONE ;YES - ALL DONE
05AF E6D0 AND OCOH ;STRIP LOW BITS
05B1 FE00 CP OCOH ;IS IT DMA CODE?
05B3 2004 JR NZ,NOADJ ;NO CHECK FOR ATTRIBUTE
05B5 3620 LD (HL),. ;WRITE OVER DMA CODE
05B7 1824 JR ATTONE ;IS IT AN ATTRIBUTE?
05B9 FE80 CP S0H ;YES MOVE SCREEN
05BB 2020 JR NZ,ATTONE ;MOVE LINE FOR TEMP SCAN
05BD CD2806 CALL THPSON ;COVER OLD ATTRIBUTE
05C0 CD0C05 CALL MOVSCR ;LOOK AT ATTRIBUTE
05C3 3620 LD (HL),. ;SET CURRENT ATTRIBUTE
05C6 3AD811 LD A,(ATIBUF) ;COMPARE
05C9 BE CP (HL) ;RESET POINTER
05CA 2B DEC HL ;NO - FINISH
05CB 2007 JR NZ,EDSON ;SET POINTER
05CD 23 INC HL ;MOVE LEFT ONE
05CE CD0C05 CALL MOVSCR ;RESET POINTER
05D1 23 INC HL ;COVER ATTRIBUTE W/SPACE
05D2 3620 LD (HL),. ;SAVE REGISTER
05D4 E5 PUSH HL

05D5 2AD811 ;
05D8 CD3412 CALL RWDMOV ;GET LINE ADDRESS
05DB E1 POP HL ;RESTORE REGISTER
05DC C9 RET
ATTONE: DEC HL ;PLACE ATTRIBUTE OVER ONE
05DD 2B DEC HL ;GET ATTRIBUTE
05DE 2B DEC HL ;SET UP FOR WORD MOVE
05E0 7E LD A,(HL) ;SAVE ADDRESS
05E3 E5 LD (RWDMOV+1),HL ;MOVE ATTRIBUTE
05E4 67 LD H,A ;LOAD SPACE IN H
05E5 7E LD L,. ;PUT SPACE ATTRIBUTE ON SCREEN
05E6 3AD811 CALL RWDMOV ;RESTORE ADDRESS
05E8 C1 POP HL
05E9 C7 RET

;
MOVSCR: PUSH HL ;SAVE REGISTERS
05EB D5 PUSH DE
05EC D5 PUSH BC
05ED D5 LD E,L ;MOVE HL TO DE
05EE D5 LD D,H
05F0 54 LD HL,D,H ;POINT FIRST CHARACTER
05F1 2B DEC HL ;GET CHARACTER TO BE MOVED
05F2 1A LD A,(DE) ;AT END OF LINE?
05F3 FE00 CP ELCODE ;PUT SPACE
05F5 2004 JR NZ,OVRMOV ;NO - MOVE CHARACTER
05F7 3620 LD (HL),. ;STOP
05F9 1809 JR MOVEND ;MOVE CHARACTER
05FB 77 LD (HL),A ;WAS IT A DMA CODE?
05FC FE01 CP OCOH ;YES - STOP
05FE 2804 JR Z,MOVEND ;MOVE ON TO NEXT CHARACTER
0601 13 INC HL ;RESTORE REGISTERS
0602 18EE INC DE
0604 C1 POP BC ;MOVE BACK
0605 D1 POP DE
0606 E1 POP HL
0607 2B DEC HL
0608 2B DEC HL
0609 C9 RET

;
; MOVE LINE RIGHT
; This routine moves a line of characters to the right
; one position to make room for an attribute byte.
;
MVCHRT: PUSH HL ;SAVE REGISTERS
060A E5 PUSH DE
060B D5 PUSH BC
060C C5 LD E,L ;DESTINATION ADDR IN DE
060D 5D LD D,H
060E 54 LD HL,D,H
0610 13 INC DE ;INC TO RIGHT
0611 7E LD A,(HL) ;GET CHARACTER
0612 4F LD C,A ;TEMP STORE
0613 1A LD A,(DE) ;GET CHARACTER
0614 FE00 LD B,A ;TEMP STORE
0615 FE00 CP ELCODE ;YES - MOVE DONE
0616 280C JR Z,MOVDDON ;GET TEMP CHAR
0618 79 LD A,C ;MOVE IT
0619 12 LD (DE),A ;MOVE OVER
061A 48 LD C,B ;CHECK FOR DMA BYTE
061B 78 LD A,C
061C E6F0 AND OCOH
061E FE00 CF

;
;
;
;

```



```

0726 MMVIDE: P,MMFOS
0726 05 PUSH BC
0727 05 PUSH DE
0728 05 PUSH HL
0729 DB70 IN A,(MMH)
072B 67 LD H,A
072C DB71 IN A,(MML)
072E 6F LD L,A
072F E60F AND OFH
0731 F5 PUSH AF
0732 CB3C SRL H
0734 CB1D RR L
0736 CB3C SRL H
0738 CB1D RR L
073A CB3C SRL H
073C CB1D RR L
073E CB3C SRL H
0740 CB1D RR L
0742 0605 LD B,5
0744 1650 LD D,MMLCOL
0746 0E00 LD C,0
0748 7D LD A,L
0749 92 SUB D
074A F25007 JP P,MMFOS
074D 82 ADD A,D
074E 1802 JR MFCNT
0750 CB3C SET O,C
0752 CB21 MFCNT: SLA C
0754 CB27 SLA A
0756 10F1 RANZ
0758 CB39 SRL C
075A CB3F SRL A
075C D1 POP DE
075D 82 ADD A,D
075E 1600 LD D,0
0760 5F LD E,A
0761 3E17 LD A,MMLINE-1
0763 B9 DP C
0764 FA7007 JP M,MEND
0767 CD0F01 CALL L,MADD
076A 19 ADD HL,DE
076B DB72 IN A,(MMD)
076D 77 LD (HL),A
076E 1802 JR M,MEND1
0770 DB72 M,MEND: IN A,(MMD)
0772 E1 M,MEND1: POP HL
0773 D1 POP DE
0774 C1 POP BC
0775 C9 RET
:
: MEMORY MAP OFF
:
:
: This routine turns the memory map circuits off
: and returns to I/O map only mode.
:
MEMO: POP HL
0776 E1 LD A,(MMSTATUS)
0777 3AD711 LD A,0
077A FE00 DP 0
077C 08 RET Z
077D DB73 IN A,(MMEN)
077F AF XOR A

```

```

0780 32D711 LD (MMSTATUS),A
0783 F1 AF ;WASTE CALL
0784 D3E400 JP ;RETURN TO STATUS ROUTINE
:
: CONTROL CHARACTER TRAP TABLE
:
: CCTLBL: DEFB CHOME
: DEFB C$TCUR
: DEFB CCURUP
: DEFB CCURDN
: DEFB CCURRT
: DEFB CCURLT
: DEFB CEOL
: DEFB CEOS
: DEFB CHOMUP
: DEFB CBELL
: DEFB CHLITE
: DEFB CNHLIT
: DEFB CREVID
: DEFB CNRVID
: DEFB CBLINK
: DEFB CNBLNK
: DEFB CLPEN
: DEFB CMEM
: DEFB CMEMO
: DEFB CROCUR
: DEFB CSCLWT
: DEFB CALTCH
: DEFB CDELLN
: DEFB CJNLN
: DEFB CCRAF
: DEFB CHTOG
: DEFB COLDFN
: DEFB 00
:
: ESCAPE CHARACTER TRAP TABLE
:
: ESCPTBL: DEFB EHOME
: DEFB ESTCUR
: DEFB E$CURUP
: DEFB E$CURDN
: DEFB ECURRT
: DEFB ECURLT
: DEFB EEOL
: DEFB EEOS
: DEFB E$HOMUP
: DEFB EBELL
: DEFB EHLITE
: DEFB ENHLIT
: DEFB EREVID
: DEFB ENRVID
: DEFB EBLINK
: DEFB ENBLNK
: DEFB ELPEN
: DEFB EMEM
: DEFB EMEMO
: DEFB ERD$CUR
: DEFB ESCLWT
: DEFB EALTCR
: DEFB EDLLN
: DEFB ETNLN

```

```

0787 0787 ; GET ADDRESS
0787 1A ; STRIP HIGH BITS
078B 00 ; SAVE OFFSET
078A 0A ; ROTATE HL LEFT FOUR TIMES
078C 0B ; LOAD DIVIDE COUNTER
078D 00 ; LOAD MAX COLUMN
078E 00 ; ZERO C
0790 07 ; MOVE NUMBER TO A
0791 00 ; SUB DIVISOR
0792 00 ; POSITIVE NUMBER CONTINUE
0793 00 ; RESTORE NUMBER
0794 00 ; SET BIT
0795 00 ; ROTATE REGISTERS TO DIVIDE
0796 00 ; CONTINUE
0797 00 ; RESTORE POSITION
0799 00 ; GET REMAINDER
079A 00 ; ADD TO OFFSET
079B 00 ; READY FOR ADD
079C 00 ; CHECK IF OVER MAX LINE
079D 00 ; YES -- DO NOTHING
079E 00 ; CALC LINE ADDRESS
079F 16 ; ADD COLUMN NUMBER
07A0 0E ; GET DATA
07A1 01 ; PUT ON SCREEN
07A2 00 ; WASTE DATA & RESET FLAG
07A3 ; RESTORE REGISTERS
07A4 3D ; YES -- DO NOTHING
07A5 00 ; CALC LINE ADDRESS
07A7 00 ; ADD COLUMN NUMBER
07A8 00 ; PUT ON SCREEN
07A9 54 ; WASTE DATA & RESET FLAG
07AA 59 ; RESTORE REGISTERS
07AB 00 ; YES -- DO NOTHING
07AC 00 ; CALC LINE ADDRESS
07AD 29 ; ADD COLUMN NUMBER
07AE 28 ; PUT ON SCREEN
07AF 6A ; WASTE DATA & RESET FLAG
07B0 6B ; RESTORE REGISTERS
07B1 5E ; YES -- DO NOTHING
07B2 71 ; CALC LINE ADDRESS
07B3 4C ; ADD COLUMN NUMBER
07B4 4D ; PUT ON SCREEN
07B5 4F ; WASTE DATA & RESET FLAG
07B6 3F ; RESTORE REGISTERS
07B7 53 ; YES -- DO NOTHING
07B8 58 ; CALC LINE ADDRESS
07B9 52 ; ADD COLUMN NUMBER
07BA 45 ; PUT ON SCREEN

```

07BB 00	DEFB	EGRF	03FF DORTWT	03D3 DELLN	0421 DFIL
07BC 00	DEFB	EHTOG	02C6 DLEND	053B DMA1	01D2 DMAFIL
07BD 00	DEFB	EOLDFN	0545 DMAOVR	0030 DMA1	0407 DMOV
07BE 00	DEFB	00	0418 DSPLP	06C9 DTAOUT	0000 DUMMY
07BF	:	ATTRIBUTE JMPF TABLE	0058 EALTECH	0000 EBELL	005E EBLINK
07BF	:		0000 ECURDN	0000 ECURLT	0000 ECURRT
07BF	:		0054 ECOL	0052 EDLLN	05D4 EDSON
07BF	:		0029 EHLITE	005A EHOME	0000 EGRF
07BF	:		0000 EHTOG	0045 EINLN	0000 EHMUP
07C1 7804	DEFW	HTOG	004C ELPEN	004D ENEM	004F EMEMO
07C3 9906	DEFW	GRAF	0071 ENBLNK	00F1 ENDDMA	002B ENHLIT
07C5 2E04	DEFW	INLN	03B5 ENL	006B ENRVID	0354 EDL
07C7 D203	DEFW	ALTECH	0365 EDL1	037E EQLATT	0000 ELDPN
07C9 A804	DEFW	SOLWT	039F EBLEND	0395 EQLLP	039B ELOVR
07CB B406	DEFW	RDCUR	03B0 EOLSP	03AA E05	03BB EGSLP
07CD A406	DEFW	MEMO	003F ERDCUR	006A EREVID	001B ESC
07CF 7407	DEFW	MEM	0155 ESCAPE	0053 ESCLWT	07A3 ECTBL
07D1 0C07	DEFW	LEN	003D ESTCUR	0138 FDMAT	0670 FDOE
07D3 8106	DEFW	NBLNK	01F2 FILL	0672 FINDAT	01F6 FLOOP
07D5 A004	DEFW	BLNK	0699 SRAF	004F HCR	0468 HLITE
07D7 9804	DEFW	BLNK	02FS HOME	045D HOMUP	047B HTOG
07D9 9004	DEFW	NRVID	044D ICRTWT	042E INLN	022D INTCR
07DB B804	DEFW	REVID	023B INTLP	0211 INTST	028E ISCTBL
07DD 7004	DEFW	NHLIT	0060 KEYBD	02D9 KEYOUT	11D3 KYNA
07E1 6404	DEFW	BELL	11D5 KYDTA	0020 KYS100	000A LF
07E3 5D04	DEFW	HOMUP	0177 LIFD	0060 LITP	01DF LNADD
07E5 A403	DEFW	E05	0400 LNFIL	0276 LOGON	0681 LPEN
07E7 6403	DEFW	EGL	0682 LFLP	070C MEM	06DE MEMINT
07E9 5C03	DEFW	CURLT	0776 MEMO	0519 MERGE	0009 MFCH
07EB 5403	DEFW	CURRT	0050 MCOL	0752 MRCNT	0072 MMD
07ED 4903	DEFW	CURDN	0749 MMDIV	0073 MMEN	0770 MMEND
07EF 4103	DEFW	EURUF	0772 MMEND1	06F7 MMFILL	0070 MMH
07F1 F902	DEFW	STCUR	0071 PML	001B MMLINE	0750 MPMOS
07F3 F502	DEFW	HOME	0074 PMS	0710 MPMSTAT	11D7 MPMSTUS
0000	THEEND: END		0726 PMVIDE	00CF MPRINT	0624 HOVDON
			0604 PMVEND	0612 MVRST	05EC MOVSDR
05A9 ADMOVE	0591 ADJSCR	04A8 ALICH	0223 PSC	060A MVRHRT	04A0 NBLNK
05B5 ATDOME	0516 ATDOME	04F9 ATTECK	0470 NHLIT	032F M025	05B9 N0ADJ3
11D8 ATTRUF	001E ATTCR	058E ATFLN	0532 N0AT17	0045 N0BOT	02EC N0BOT11
11D9 ATFLS	04B6 ATTFSH	024B ATFLP	0538 N0CHG	01FF N0DMA	0657 N0FDAT
0557 ATINMT	05DD ATTONE	0549 ATISAM	020C N0FILL	0151 N0MAT	00B9 N0MORE
055A ATISP	07BF ATTEL	11D2 BCTR	0455 N0MOVE	06C3 N0T9	0209 N0TATT
05E4 BBSSTAT	0464 BELL	0478 BLINK	05A1 N0TSAM	019F N0WAIT	0490 NRVID
01D4 BLKLF	00D0 BOTKEY	0181 CALLN	0000 NULL	065C N0TATT	05F2 N0TMOV
0000 CALTECH	0007 CBELL	0000 BELINK	0020 OFFSET	06D2 OLDPN	05FB OVRMOV
000A CCLRDN	000B CDURLT	000C CDURRT	05B4 OVRSP	03E3 OVRSTP	028A PARTBL
000B CCLRUF	0000 CDELLN	0000 CEDI	0111 FLCHAR	0331 FLCUR	04BF PRATT
0000 CEGS	0016 CEGRAF	0192 CHECK	0476 PRVAT2	0654 PRVATT	06A4 RDCUR
0198 CHI	0000 CHLITE	001A CHOME	04B4 RESETA	04B4 RESETH	04BB REVID
001E CHMUP	000E CHTOG	0000 CINLN	1234 R2MOV	0000 S100ST	11DE SAVCOL
031E CKCUR	0000 CLPEN	0235 CLS	11DD SAVLN	06B4 SOLWT	01BF SCROLL
0000 CEM	0000 CEMO	0000 CNBLNK	1200 SCRIBL	01C9 SPALP	06FC SPLP
0000 CNHLIT	0000 CNRVID	0001 COLDFN	0050 SPEAK	058E SPOVR	13A0 STACK
00C9 CNT1	000D CR	0000 CRDCUR	00EC STATUS	02F9 STCUR	0216 STINLP
0000 CREVID	0169 CRUF	0041 CRTIC	00F3 STPDMA	0023 STRSCR	11DA TEMP
0040 CRTD	00A0 CRTEI	01A5 CRTWT	11DB TEMP2	1250 TEMPLN	07F5 THEEND
0000 CSCLWT	0000 CSTCUR	0787 CTLTBL	0628 TMSCRN	11A0 TOPKEY	8B00 TOPSC8
0135 CTRAF	0349 CURDN	050C CURLI	0600 TOPSCR	0679 ULL	001G VDS100
030D CURNAT	00B0 CURPOS	0254 CURRT	00FA V1DED	005B VVTR	02C2 WDMOVE
02C6 CURSOR	0341 CURUP	0423 DBLKLF	0164 WRAP	11D1 WTCR	