

Figure 1-1

## ALTAIR BBOOL COMPUTER



a subsidiary of posree Compucter corporation
2450 Alamo S.E. /Albuquerque, New Mexico 87106

## ALTAIR 8800b

TABLE OF CONTENTS
Section Page
LIST OF TABLES ..... if
LIST OF ILLUSTRATIONS ..... iif
I. INTRODUSTION
1-1. Scope ..... 1-1
1-2. Arrangement ..... 1-1
1-3. Description ..... 1-1
II. OPERATORS GUIOE
2-1. General ..... 2-1
2-2. Front Panel Switches and Indicators ..... 2-1
2-12. Loading A Sample Program ..... 2-11
2-14. Inte1 8080 Microcomputer System User's Information ..... 2-15
III. THEORY OF OPERATION
3-1. General ..... 3-3
3-2. Logic Circuits ..... 3-3
3-3. Inte] 8080 Microcomputer System User's Information ..... 3-8
3-5. 8080b Block Diagram Description ..... 3-39
3-11. 8800b Data Processing Operation ..... 3-44
3-12. Instruction Fetch Cycle ..... 3-44
3-15. Memory Read Cycle ..... 3-49
3-18. External Device to CPU Data Transfer ..... 3-54
3-21. CPU to Memory Data Transfer ..... 3-59
3-23. Memory Write Cycle Detailed Operation ..... 3-61
3-24. Memory to CPU Data Transfer ..... 3-63
3-25. CPU TO External Device Data Transfer ..... 3-64
3-28. Front Panel Operation ..... 3-68
3-39. 8800b Options ..... 3-88
3-42. 8800b Power Supplies ..... 3-89
IV. TROUBLESHOOTING
4-1. Introduction to Troubleshooting ..... 4-5
4-2. Visual Inspection ..... 4-14
4-3. Preliminary Check ..... 4-15
4-4. Non-PROM Related Switch Problems ..... 4-31
4-5. PROM Related Switch Problems ..... 4-54
V. ASSEMBLY
5-1. General ..... 5-3
5-2. Assembly Hints ..... 5-3
5-3. Component Installation Instructions ..... 5-5
5-9. Interface Card Assembly ..... 5-13
5-19. Display/Control Board Assembly ..... 5-19
5-32. CPU Board Assembly ..... 5-37
5-44. Power Supply Board Assembly ..... 5-47
5-53. Back Panel Assembly ..... 5-54
5-69. 18-Slot Motherboard Assembly ..... 5-69
APPENDIX
Number Page
2-1 Altair 8800b Switches and Indicators ..... 2-2
2-2 Power On Sequence ..... 2-6
2-3 Run Operation ..... 2-6
2-4 Stop Operation ..... 2-7
2-5 Examine Memory Operation ..... 2-7
2-6 Altering Memory Contents ..... 2-8
2-7 Examine Next Memory Location ..... 2-8
2-8 ATtering Next Memory Contents ..... 2-9
2-9 Loading and Displaying Accumulator Data ..... 2-10
2-10 Machine Language Bit Patterns ..... 2-12
2-11 Addition Program ..... 2-13
2-12 Addition Program Loading ..... 2-14
3-1 Symbol Definitions ..... 3-5
3-2 PROM Programs ..... 3-76
4-1 Static Levels of the Most Conmon Problem Areas ..... 4-9
4-2 Mother Board Static Levels ..... 4-11
4-3 Voltage and Waveform Check ..... 4-18
4-4 Reset Check ..... 4-32
4-5 Stop Check ..... 4-34
4-6 Run.Check ..... 4-43
4-7 Single Step/S1ow Check ..... 4-44
4-8 Protect/Unprotect Check ..... 4-48
4-9 Sense Switch Check ..... 4-50
4-10 Status Check ..... 4-53
4-11 PROM Related Switch Problems ..... 4-55

## LIST OF ILLUSTRATIONS

Number Title Page
1-1 Altair 8800b Computer1-0
1-2 Power Supply Board ..... 1-2
1-3 Interface Board ..... 1-2
1-4 CPU Board ..... 1-4
1-5 Display/Control Board ..... 1-4
2-1 Altair 8800b Front Panel ..... 2-1
3-1 8800b 8lock Diagram ..... 3-40
3-2 Instruction Fetch Cycle Block Diagram ..... 3-46
3-3 Instruction Fetch Cycle Timing ..... 3-47
3-4 Memory Read Cycle Block Diagram ..... 3-50
3-5 Memory Read Cycle Timing ..... 3-53
3-6 Input Read Cycle Block Diagram ..... 3-56
3-7 Input Read Cycle Timing ..... 3-57
3-8 Memory Write Cycle Block Diagram ..... 3-60
3-9 Memory Write Cycle Timing ..... 3-62
3-10 Output Write Cycle Block Diagram ..... 3-65
3-11 Output Write Cycle Timing ..... 3-67
3-12 Front Panel Block Diagram ..... 3-69
3-13 PROM Block Diagram ..... 3-75
3-14 CPU Schematic ..... 3-91
3-15 Interface Schematic (sheet 1 of 3 ) ..... 3-93
3-15 Interface Schematic (sheet 2 of 3) ..... 3-95
3-15 Interface Schematic (sheet 3 of 3) ..... 3-97
3-16
Display/Control Schematic (sheet 1 of 3) ..... 3-99
3-16 Display/Control Schematic (sheet 2 of 3) ..... 3-101
3-16
Display/Control Schematic (sheet 3 of 3) ..... 3-103
3-17 Power Supply Board Schematic ..... 3-105
3-18
CPU Voltage Regulator Schematic ..... 3-107
3-1.9
Interface Voltage Regulator Schematic ..... 3-109
3-20 Display/Control Voltage Regulator Schematic. ..... 3-111
5-1 Typical Silkscreen ..... 5-4
5-2 Interface IC Installation ..... 5-2
5-3 Interface Resistor Installation ..... 5-14
5-4 Interface Suppressor Capacitor and Capacitor Installation ..... 5-15
5-5 Interface Jumper Connections ..... 5-16
5-6 Interface Ferrite Bead Installation ..... 5-16
5-7 Interface Voltage Regulator Installation ..... 5-17
5-8 Interface Male Connector Installation ..... 5-18
5-9 Interface Ribbon Cable Plug Installation ..... 5-19
5-10 Display/Control IC Socket and IC Installation ..... 5-21
5-11 Display/Control IC Installation ..... 5-22
5-12 Display/Control Resistor Installation ..... 5-23
5-13 Oisplay/Control Resistor Pack Installation ..... 5-24
5-14 Display/Control Substitute Resistor Assembly ..... 5-25
5-15 Display/Control Jumper Connections ..... 5-26
5-16 Display/Control Suppressor Capacitor Installation ..... 5-27
5-17 Display/Control Capacitor Installation ..... 5-28
5-18 Display/Control Diode and Ferrite Bead Instaliation ..... 5-29

## LIST OF ILLUSTRATIONS - Continued

Number Title Page
5-19 Display/C̄ontrol Voltage Regulator Installation ..... 5-30
5-20A Display/Control Switch Installation ..... 5-31
5-20B Display/Control Switch Installation ..... 5-32
5-21 Display/Control Switch Nut Placement ..... 5-33
5-22 Covering LED Holes on Sub Panel ..... 5-33
5-23 Display/Control LED Orientation and Installation ..... 5-34
5-24 Securing Sub Panel Over Display/Control Board ..... 5-34
5-25 Display/Control LED Adjustment. ..... 5-35
5-26 CPU IC Installation ..... 5-37
5-27 CPU Resistor Installation ..... 5-38
5-28 CPU Suppressor Capacitor Installation ..... 5-39
5-29 CPU Capacitor Installation. ..... 5-40
5-30 CPU Diode Installation. ..... 5-41
5-31 CPU Ferrite Bead Installation ..... 5-42
5-32 CPU Voltage Regulator Installation. ..... 5-43
5-33 CPU Transistor and Male Connector Installation ..... 5-44
5-34 CPU Crystal Installation. ..... 5-45
5-35 CPU IC Socket and IC Installation ..... 5-46
5-36 Power Supply Capacitor and Resistor Installation. ..... 5-47
5-37 Power Supply Diode Installation ..... 5-48
5-38 Power Supply Transistor Installation. ..... 5-49
5-39 Power Supply Bridge Rectifier ..... 5-50
5-40. Power Supply Terminal Block Screw Removal ..... 5-51
5-41 Power Supply Terminal Block Screw Insertion ..... 5-51
5-42 Power Supply Terminal Block Shorting Link Insertion ..... 5-51
5-43 Power Supply Board Mounting to Cross Member ..... 5-52
5-44 Power Supply Capacitor and Clamp Installation
(For One Capacitor) ..... 5-53
5-45 Power Supply Capacitor and Clamp Installation (For Two Capacitors) ..... 5-53
5-46 Completed Back Panel Assembly ..... 5-54
5-47 Terminal End Sizes ..... 5-55
5-48 Terminal End Attachment ..... 5-56
5-49A Connector Pin and Connector Socket Wire Insertion ..... 5-57
5-49B Pin and Socket Housing Assembly ..... 5-57
5-50 Wiring Diagram ..... 5-58
5-51 Bridge Rectifier Installation ..... 5-60
5-52 Fan Mounting ..... 5-61
5-53 Fuse Holder Installation ..... 5-62
5-54 AC Power Cord Installation ..... 5-62
5-55 "L" Bracket Mounting ..... 5-63
5-56 Terminal End Attachment ..... 5-63
5-57 Terminal Block Mounting ..... 5-63
5-58 Pin Housing Insertion ..... 5-65
5-59 Transformer Mounting ..... 5-66
5-60 Back Panel Mounting ..... 5-67
5-61 Motherboard wire Connections ..... 5-68
5-62 Card Guide Mounting ..... 5-70
5-63 Chassis Ground Connection ..... 5-71
5-64 On/Off Switch Wiring ..... 5-73
5-65 Female Connector wiring for P3 ..... 5-75

## KLTMI B Bool SECTION I NTTRODUETION

## 1-1. SCOPE

This ALTAIR ${ }^{\text {rm }} 8800 \mathrm{~b}$ Documentation provides a general description of the various printed circuit cards contained in the ALTAIR 8800b and detailed theory of their operation. Included in the documentation is an operator's guide which familiarizes the operator with the various switches and indicators on the ALTAIR 8800 b front panel. Detailed assembly instructions are also provided.

## 1-2. ARRANGEMENT

This manual contains five sections as follows:

1. Section I contains a general description of the ALTAIR 8800b computer and associated printed circuit cards.
2. Section II contains information on the controls and indicators which are located on the ALTAIR 8800b front panel.

3: Section III contains a detailed theory explanation of the ALTAIR 8800 b circuit operation.
4. Section IV contains troubleshooting information for the ALTAIR 8800b.
5. Section $V$ contains the detailed assembly instructions for the ALTAIR 8800 b .

## 1-3. DESCRIPTION

The ALTAIR 8800b computer (Figure 1-1) is a general purpose, byteoriented machine (8-bit word). It uses a common 100 -pin bus structure that allows for expansion of either standard or custom plug-in modules. It supports up to 64 K of directly addressable memory and can address 256 separate input and output devices. The ALTAIR 8800b computer has 78 basic machine language instructions and consists of a power supply board, an interface board, a central processing unit (CPU) board, and a display/control board.

1-4. POWER SUPPLY BOARD (Figure 1-2)
The Power Supply Board provides two of the three output voltages to the ALTAIR 8800b computer bus, a positive and negative 18 volts. It includes a bridge rectifier circuit and associated filter capacitors, a 10-pin terminal block connector, and the regulating transistors for the positive and negative 18 volt supplies.

1-5. INTERFACE BOARD (Figure 1-3)
The Interface Board buffers all signals between the display/control board and the ALTAIR 8800b bus. It also contains eight parallel data lines which transfer data to the CPU from the Display/Control board.


Figure 2. Power Supply Board


Figure 3. Interface Board


Figure 4. CPU Board


Figure 5. Display/Control Board

## 1-6. CPU BOARD (Figure 1-4)

The CPU board controls and processes all instructions and data within the ALTAIR 8800b computer. It contains the Intel Corporation model 8080A mi croprocessor circuit, the master timing circuit, eight input and eight output data lines to the ALTAIR bus control circuits.

1-7. OISPLAY/CONTROL BOARD (Figure 1-5)

The Display/Control Board conditions all ALTAIR 8800b front panel switches and receives information to be displayed on the front panel. It contains a programmable read only memory (PROM), switch and display control circuits, and control circuits to condition the CPU.

##  §ECTION $\mathbb{I N}$ OPTRATORTE CHET

## 2-1. GENERAL

The Operators Guide contains information on the ALTAIR 8800b computer (8800b) front panel controls and indicators. It includes general switch operation exercises and a sample program which is intended to familiarize the operator with the various front panel operations. Provided in this section are portions of the Intel 8080 Microcomputer Systems Users Manual which contain Central Processor Unit, Interface and Software information. Additional programs available to the user are described in the ALTAIR Software Library. Update information is contained with your unit.

## 2-2. FRONT PANEL SWITCHES AND INDICATORS

The Front Panel switches permit the operator to perform various ALTAIR 8800 b operations, and the indicators display address information, data information, and primary status control line information. Refer to Figure 2-1 for the location of the switches and indicators and Table 2-1 for an explanation of each.


Figure 2-1. Altair 8800b Front Panel

Table 2-1. ALTAIR 8800b Switches and Indicators


Table 2-1. ALTAIR 8800b Switches and Indicators - Continued

| Switch | Function or Indication |
| :---: | :---: |
| DEPOSIT/ <br> DEP NEXT <br> RESET/ <br> EXT CLR <br> PROTECT/ UNPROTECT* <br> ACCUMMLATOR <br> DISPLAY/LOAD <br> *Protect switc circuit. | The DEPOSIT position stores the contents of the lower address switches (AO-A7) into the memory address that is displayed on the MEMORY address AO-A15 indicators. The DEP NEXT position stores the contents of the lower address switches (AO-A7) into the next successive memory address. <br> The RESET position resets the program counter to zero and the interrupt enable flag in the CPU. The EXT CLR position produces an external clear signal on the system bus which generally clears an input/output. <br> The PROTECT position conditions the write protect circuits on the currently addressed memory board, preventing data in that block of memory from being changed. The front panel or the CPU cannot affect the memory when protected. UNPROTECT pOsition allows the contents of memory to be changed. <br> The DISPLAY position allows the contents of the CPU accumulator register to be displayed on the DATA DO-D7 indicators. The LOAD position allows the lower eight address switch (A0-A7) information to be stored in the CPU accumulator register. <br> applies to memory boards with a protect |


| Switch or Indicator | Function or Indication |
| :---: | :---: |
| INPUT/ OUTPUT | The INPUT position allows an external device, selected on the $1 / 0$ A0-A7 switches (upper eight address switches), to input data into the CPU accumulator. The OUTPUT position allows an external device, selected on the I/O A0-A7 switches, to receive data from the CPU accumulator register. |
| Address Switches A0-A15 | These switches are used to select an address in memory or to enter data. The up position denotes a one bit and the down position denotes a zero bit. |
| SENSE switches $A 8-A 15$ | The upper eight address switches (A8Al5) also function as SENSE switches. The data present on these switches is stored in the accumulator if an input from channel $377_{8}$ (front panel) is executed. |
| MEMORY AO-AT5 | Display the memory address being examined or loaded with data. |
| PROTECT | Memory is protected. |
| INTE | Interrupts are enabled. |
| MEMR | The CPU is reading data from memory. |
| INP | An external device is inputting data to the CPU. |
| M1 | The CPU is in machine cycle one of an instruction cycle. |
| OUT | The CPU is outputting data to an external device. |

Table 2-1. ALTAIR 8800b Switches and Indicators - Continued

| Indicator | Function or Indication |
| :--- | :--- |
| HLTA | The CPU is in a halt condition. <br> The address bus contains the address <br> of the stack pointer. <br> The CPU is writing out data to an <br> external device or memory. <br> The CPU has acknowledged an interrupt <br> request. <br> Data from memory, an external device, <br> OATA DO-D7 <br> HAIT <br> The CPU is in a wait condition. <br> The CPU has acknowledged a hold <br> signal. |

2-3. FRONT PANEL SWITCH APPLICATIONS
The following switch applications are intended to familiarize the operator with the ALTAIR 8800b front panel switches and indicators. Perform the operations in a sequential manner as shown in the following tables.

## 2-4. POWER ON SEQUENCE (Table 2-2)

The power on sequence resets the CFU program counter to the first memory address and places the CPU in a wait condition at the beginning of an instruction cycle.

Table 2-2. Power On Sequence

| Step | Function | Indication |
| :---: | :--- | :--- |
| 1 | Position the POWER ON/ <br> OFF switch to ON. | MEMR, M1, and WAIT indica- <br> tors are on. Some DATA <br> DO-D7 indicators may also <br> be on. All other indicators <br> are off. |

2-5. RUN OPERATION (Table 2-3)
The run operation releases the CPU from a wait condition, and allows it to execute a program. When the run operation is enabled, all other front panei switches are inactive except the RESET switch.

Table 2-3. Run Operation

| Step | Function | Indication |
| :---: | :--- | :--- |
| 1 | Momentarily position the <br> STOP/RUN switch to RUN. | WAIT indicator is off <br> (or may be dimly ift). <br> The machine can now exe- <br> cute a program. |

## 2-6. STOP OPERATION (Table 2-4)

The stop operation places the CPU in a wait condition and allows the operator to use the switches on the 8800 b front panel.

Table 2-4. Stop Operation

| Step | Function | Indication |
| :---: | :--- | :--- |
| 1 | Position the STOP/RUN <br> switch to STOP. | WAIT, MEMR, and M1 indicators <br> are on. The operator now <br> has control of the front <br> panel. |

## 2-7. EXAMINE MEMORY OPERATION (Table 2-5)

This procedure allows the operator to select a memory address and examine its contents.

Table 2-5. Examine Memory Operation

| Step | Function | Indication |
| :---: | :---: | :---: |
| 1 2 | Position the address switches AO-A15 down. <br> Position the EXAMINE/ EX NEXT switch to EXAMINE. | AO through Al5 indicators are off, indicating memory address location $\mathrm{OOO}_{8}$ is being examined. DATA DO through 07 indicators are displaying the contents of location $0_{8}$. |
| 3 4 | Position address switches A1 and $A 2$ up. <br> Position the EXAMINE/ EX NEXT switch to EXAMINE. | A1 and A2 indicators are on, indicating memory address $006_{8}$ is being examined. DATA DO through 07 indicators are displaying the contents of location $006_{8}$. |

## 2-8. ALTERING MEMORY CONTENTS (Table 2-6)

This procedure allows the operator to select a memory address and change its contents.

Table 2-6. Altering Memory Contents

| Step | Function | Indication |
| :---: | :---: | :---: |
| 1 | Position address switch A5 up and the remaining switches down. <br> Position the EXAMINE/ EX NEXT switch to EXAMINE | A5 indicator is on, indicating memory address $\mathrm{OHO}_{8}$. DATA DO through D7 indicators are displaying the contents of location $\mathrm{OHO}_{8}$. |
| 3 4 | Position the AO through A7 address switches up. <br> Position the DEPOSIT/DEP NEXT to DEPOSIT | DATA DO through 07 indicators are on, indicating the new data that has been placed in address location $0_{0}{ }_{8}$. |

## 2-9. EXAMINE NEXT MEMORY LOCATION (Table 2-7)

This procedure allows the operator to examine the next sequential memory location, as determined by the address switches.

Table 2-7. Examine Next Memory Location

| Step | Function | Indication |
| :---: | :--- | :--- |
| 1 | Position address switches <br> AO and A5 up, and the re- <br> maining switches down. |  |
| Position the EXAMINE/EX <br> NEXT switch to EXAMINE | AO and A5 indicators are <br> on, indicating memory <br> address 041 |  |

Table 2-7. Examine Next Memory Location - Continued

| Step | Function | Indication |
| :---: | :---: | :---: |
| 3 | Position address switches A1, A4, and A6 up, and the remaining switches down. |  |
| 4 | Position the DEPOSIT/ DEP NEXT switch to DEPOSIT | DATA D1, D4, and D6 indicators are on. |
| 5 | Position address switch A5 up, and the remaining switches down. |  |
| 6 | Position the EXAMINE/EX NEXT switch to EXAMINE | A5 indicator is on, indicating memory address 0408 . DATA 00 through 07 indicators are on. |
| 7 | Position the EXAMINE/EX NEXT switch to EX NEXT | A5 and A0 indicators are on, indicating address 0418. DATA 01, 04, and D6 indicators are on. |

## 2-10. ALTER NEXT MEMORY LOCATION CONTENTS (Table 2-8)

This procedure allows the operator to select a memory address and change the contents of the address that immediately follows.

Table 2-8. Altering Next Memory Contents

| $S t e p$ | Function | Position address switches <br> AO and A5 up, and the re- <br> maining switches down. <br> Position the EXAMINE/EX <br> NEXT switch to EXAMINE <br> Position address switches <br> AO through A7 up |
| :---: | :--- | :--- | | AO and A5 indicators |
| :--- |
| are on. |

Table 2-8. Altering Next Memory Contents - Continued

| Step | Function | Indication |
| :---: | :--- | :--- |
| 4 | POSition the DEPOSIT/ <br> DEP NEXT switch to DEP <br> NEXT | A1 and A5 indicators are <br> on, indicating 042 8. <br> DATA DO through D7 are <br> on, displaying the new <br> contents of location 042 8. |
| 6 | To verify, position ad- <br> dress switches A5 and AI <br> up, and the remaining <br> switches down. <br> Position the EXAMINE/ <br> EX NEXT switch to EXAMINE | A1 and A5 indicators are <br> on, and DATA DO through <br> D7 are on. |

2-11. LOADING AND DISPLAYING ACCUMULATOR DATA (Table 2-9)
This procedure allows the operator to load new data into the accumulator or check the contents of the accumulator.

Table 2-9. Loading and Displaying Accumulator Data

| Step | Function | Indication |
| :---: | :--- | :--- |
| 1 | POSition address switches <br> AO, AI, and A2 up, and the <br> remaining switches down. <br> POSition the ACCUMULATOR <br> DISPLAY/LOAD switch to LOAD <br> POSition the ACCJMULATOR <br> DISPLAY/LOAD switch to <br> DISPLAY | DATA DO, DT, and D2 <br> indicators are on <br> while "DISPLAY" is <br> activated. |

## 2-12. LOADING A SAMPLE PROGRAM

The sample program is designed to retrieve two numbers from memory, add them together, and store the result in memory. The exact program in mnemonic form can be written as follows:

0 . LDA

1. MOV B,A
2. LDA
3. $A D D B$
4. STA
5. JMP

The mnemonics for all 788800 b instructions are explained in detail in the excerpt from the Intel 8080 Microcomputer System User's Manual contained in this section. However, the instructions used in this program are explained as follows:
0. LDA--Load the accumulator with the contents of a specified memory address.

1. MOV B,A--Move the contents of the accumulator into register $B$.
2. LDA--Same as 0 .
3. $A D D B-$-Add the contents of register $B$ to the contents of the accumulator and store the result in the accumulator.
4. STA--Store the contents of the accumulator in a specified memory address.
5. JMP--Jump to the first step in the program.

Step 5, the JMP instruction (followed by the memory address of the first instruction), causes the CPU to "jump" back to the beginning of the sample program and execute the program repeatedly until the CPU is haited. Without a JMP instruction the CPU would continue to run randomly through memory.

2-13. LOADING THE PROGRAM
To load the program into the 8800 b , first determine the memory addresses for the two numbers to be added and where the result is to be stored. Store the program instructions in successive memory addresses, beginning at the first memory address, 0008 . In this example the first number to be added will be located at memory address $200_{8}$ ( 10000000 ), the second at memory address $201_{8}$ ( 10000001 ), and the sum will be stored in memory address $202_{8}$ ( 10000010 ). Now that the memory addresses have been specified, the program can be converted into its machine bit patterns (Table 2-10).

Table 2-10. Machine Language Bit Patterns

| MNEMONIC | BIT PATTERN | EXPLANATION |
| :--- | :--- | :--- |
| LDA 200 | 00111010 | Load ACcumulator in the CPU with con- |
|  | 10000000 | tents of Memory address $200_{8}$ (2 bytes |
| MOV B,A | 00000000 | required for memory addresses) |
| LDA 201 | 0011100011 | Move Accumulator data to Register B |
|  | 10000001 | Load Accumulator with the contents |
|  | 00000000 | of Memory address 2018 |
| ADD B | 10000000 | Add Register 8 to Accumulator |
| STA 202 | 00110010 | Store the Accumulator contents |
|  | 10000010 | in Memory address 202 8 |
|  | 00000000 |  |
|  | 11000011 | Jump to Memory location 0. |
|  | 00000000 |  |
|  | 00000000 |  |

The octal equivalent of each bit pattern is also frequently included in the program listing. It is easy to load octal numbers on the front panel switches, since it is only necessary to know the binary equivalents for the numbers $0-7$. The resulting program, including octal equiva?ents, may be written as shown in Table 2-11:

Table 2-11. Addition Program

| $\frac{\text { MEMORY }}{\text { ADDRESS }}$ | MNEMONIC | BIT PATTERN | OCTAL EQUIVALENT |
| :---: | :---: | :---: | :---: |
| 000 | LDA 200 | 00111010 | 072 |
| 001 | (address) | 10000000 | 200 |
| 002 | (address) | 00000000 | 000 |
| 003 | MOV B,A | 01000111 | 107 |
| 004 | LDA 201 | 00111010 | 072 |
| 005 | (address) | 10000001 | 201 |
| 006 | (address) | 00000000 | 000 |
| 007 | ADD B | 10000000 | 200 |
| 010 | STA 202 | 00011010 | 062 |
| 011 | (address) | 10000010 | 202 |
| 012 | (address) | 00000000 | 000 |
| 013 | JMP 000 | 11000011 | 303 |
| 014 | (address) | 00000000 | 000 |
| 015 | (address) | 00000000 | 000 |

Using the front panel switches, the program may now be entered into the computer. To begin loading the program at the first memory address 000 , position the RESET/CLR switch to RESET. The data to be stored in address 000 is entered on address switches AO through A7. After the address switches are set, position the DEPOSIT/DEP NEXT switch to DEPOSIT to enter the AO-A7 bit pattern into memory address 000 . Enter the second byte of data on the address switches and position the DEPOSIT/DEP NEXT switch to DEP NEXT. The bit pattern will be loaded automatically into the next sequential memory address (001). Continue loading the data into memory for the remainder of the program. The complete program loading procedure is shown in Table 2-12:

Table 2-12. Addition Program Loading

| $\begin{aligned} & \text { MEMORY } \\ & \text { ADDRESS } \end{aligned}$ | $\begin{aligned} & \frac{\text { ADDRESS }}{\text { SWITCHES }} \\ & \text { DATA 0-7 } \end{aligned}$ | CONTROL SWITCH |
| :---: | :---: | :---: |
|  |  | RESET |
| 000 | 00111010 | DEPOSIT |
| 001 | 10000000 | DEPOSIT NEXT |
| 002 | 00000000 | DEPOSIT NEXT |
| 003 | 01000111 | DEPOSIT NEXT |
| 004 | 00111010 | DEPOSIT NEXT |
| 005 | 10000001 | DEPOSIT NEXT |
| 006 | 00000000 | DEPOSIT NEXT |
| 007 | 10000000 | DEPOSIT NEXT |
| 010 | 00110010 | DEPOSIT NEXT |
| 011 | 10000010 | DEPOSIT NEXT |
| 012 | 00000000 | DEPOSIT NEXT |
| 013 | 11000011 | DEPOSIT NEXT |
| 074 | 00000000 | DEPOSIT NEXT |
| 015 | 00000000 | DEPOSIT NEXT |

The program is now ready to be run, but first it is necessary to store data at each of the two memory addresses ( $200_{8}$ and $2 \mathrm{Ol}_{8}$ ) to be added together. To load the first address, set address switches AOA7 to $10000 \mathrm{00O}_{2}$ and position the EXAMINE/EX NEXT switch to EXAMINE. Now load any desired number into this address by using address switches AO-A7. When the number has been loaded onto the switches, position the DEPOSIT/DEP NEXT to DEPOSIT to load the data into memory. To load the next address, enter a second number on the address switches AO-A7 and position the DEPOSIT/DEP NEXT switch to DEP NEXT. Since sequential memory addresses were selected, the number will be loaded automatically into the proper address ( $10000 \mathrm{OOl}_{2}$ ). Once the program has been loaded and the two numbers rave been stored in memory locations $200{ }_{8}$ and $201_{8}$, the program can be run. Return to address 000 by positioning all A0-A7 address switches down and positioning the EXAMINE/EX NEXT switch to EXAMINE. Then position the STOP/RUN switch to RUN. Wait a moment and position the STOP/RUN switch to STOP. Check the answer of your addition program by selecting memory location 2028 on the address switches and positioning the EXAMINE/EX NEXT switch to EXAMINE. The result is displayed on the DATA DO-D7 indicators.

2-14. INTEL 8080 MICROCOMPUTER SYSTEMS USER'S INFORMATION
Pages 2-16 through 2-65 are excerpts from the Intel 8080 Microcomputer Systems User's Manual, reprinted by permission of Intel Corporation, Copyright 1975. Included is detailed Central Processor Unit, Interface and Software information pertaining to the 8080 Microcomputer System.

This chapter introduces certain basic computer concepts. It provides background information and definitions which will be usaful in later chapters of this manual. Those aiready familiar with computers may skip this material, at their option.

## A TYPICAL COMPUTER SYSTEM

A typical digital computer consists of:
a) A centrai processor unit (CPU)
b) A memory
c) Inpuxioutput (!/O) ports

The memory serves as a placa to store Instructions, the coded pieces of information that direct the activities of the CPU, and Data, the coded pieces of information that are processed by the CPU. A grout of togically related instructions stored in memory is referred to as a Program. The CPU "reads" each instruction from memory in a logically determined sequence, and uses it to initiate processing actions. If the program sequence is conerent and logical, processing the progrant will produce intelligible and useful resuits.

Fhe memory is also used to store the data to be maniptuated, as well as the instructions that direct that manipulation. The program must be organized such that the CPU does not read a non-instruction word when it expects to see an instruction. The CPU can rapidly access any data stored in memory; but orten the memory is not large enough to store the entire data bank required for a particular application. The probiem can be resolved by providing the computer with one or more Input Ports. The CPU can address these ports and input the data contained there. The addition of input ports enabies the computer to recaive information from external equipment (such as a paper tape reader or floppy disk) ar high rates of spoed and in large volumes

A computer also requires one or more Output Ports that permit the CPU to communicate the result of its processing to the outside worlc. The ourput may go to a display, for use by a human operator, to a peripheral device that produces "hard-copy," such as a line-printer, to a
peripheral storage device, such as a floppy disk unit, or the output may constitute process controi signals that direct the operations of another system, such as an automated assembly line. Like input ports, output ports are addressabie. The input and output ports together permit the processor to communicate with the outside worid.

The CPU unifies the system. It controis the functions performed by the other components. The CPU must be able to fetch instructions from memory, decode their binary contents and execute them. It mush also be able to references mernory and $1 / Q$ ports as necessery in the execution of instructions. In addition, the CPU should be able to recoonize and respond to certain external control signais, such as INTERRUPT and WAIT requests. The functionat units within a CPU that enable it to perform these functions are described oelow.

## THE ARCHITECTURE OF A CPU

A iypical central processor unit (CPU) consists of the foilowing interconnected functional units:

- Reģisters
- Arithmetic/Logic Unit (ALU)
- Control Circuitry

Registers are temporary storage units within the CPU. Some registers, such as the program counter and instruction register, have dedicated uses, Other registers, such as the accumulator, are for more ģeneral purpose use.

## Accumulator:

The accumulator usuaily stores one of the operands to be manipulated by the ALU. A typical instruction might direct the ALU to add the contents of some other register to the contents of the accumulator and store the result in the acuumuiator itself. In general, the accumulator is both a source (operand) and a destination (result) register.

Often a CPU will include a number of additional general purpose registers that can be used to store operands or intermediate data. The availability of general purpose
registers eliminates the need to "shuffle" intermediate results back and forth between memory and the accumulator, thus improving processing speed and efficiency.

## Program Counter (Jumps, Subroutines and the Stack):

The instructions that make up a program are stored in the system's memory. The cantral processor references the contents of memory, in order to determine what action is appropriate. This means that the processor must know which location contains the next instruction.

Each of the locations in memory is numbered, to distinguish it from all other locations in memory. The number which identifies a memory location is called its Address.

The processor maintains a counter which contains the address of the next program instruction. This register is called the Program Countar. The procassor updates the program counter by adding " 1 " to the counter each time it fetches an instruction, so that the program counter is always current (pointing to the next instrucrion).

The programmer therefore stores his instructions in numerically adjacent addresses, so that the lower addresses contain the first instuuctions to be execused and the higher addresses contain later instuctions. The oniy time the programmer may violate this sequential rule is when an instruction in one section of memory is a Jump instruction to another section of memory.

A jump instruction contains the address of the instruction which is to follow it. The next instruction may be stored in any memory location, as long as the programmed jump specifies the correct address. During the execution of a jump instruction, the processor replaces the contents of its program counter with the address embodied in the Jump. Thus, the logical continuity of the program is maintained.

A special kind of program jump occurs when the stored program "Calls" a subroutine. In this kind of jump, the processor is required to "remember" the contents of the program counter at the time that the jump occurs. This enables the processor to resume execution of the main program when it is finished with the last instruction of the subroutine.

A Subpoutine is a program within a program. Usually it is a general-purpose set of instructions that must be executed repeatedly in the course of a main program. Soutines which calculate the square, the sine, or the logarithm of a program variabie are good examples of functions often written as subroutines. Other examples might be programs designed for inputting or outputting data to a particular peripheral device.

The processor has a special way of handling subroutines, in order to insure an orderly return to the main program. When the processor receives a Call instruction, it increments the Program Counter and stores the counter's contents in a reserved memory area known as the Stack. The Stack thus saves the address of the instruction to be executed after the subroutine is completed. Then the pro-
cessor loads the address specified in the Call into its Program Counter. The next instruction fetched will therefore be the first step of the subroutine.

The last instruction in any subroutine is a Return. Such an instruction need specify no address. When the processor fetches a Return instruction, it simply replaces the current contents of the Program Counter with the address on the top of the stack. This causes the processor to resume execution of the calling program at the point immediately following the original Call Instruction.

Subroutines are often Nested; that is, one subroutine will sometimes call a second subroutine. The second may call a third, and so on. This is perfectly acceptable, as long as the processor has enough capacity to store the necessary return addresses, and the logical provision for doing so. In other words, the maximum depth of nesting is determined by the depth of the stack itself. If the stack has space for storing three return addresses, then three levels of subroutines may be accommodated.

Processors have different ways of maintaining stacks. Some have facilities for the storage of return addresses built into the processor itself. Other processors use a reserved area of external memory as the stack and simply maintain a Pointer register which contains the address of the most recent stack entry. The external stack allows virtually unlimited subroutine nesting. In addition, if the processor provides instructions that cause the contents of the accumulator and other general purpose registers to be "pushed" onto the stack or "popped" off the stack via the address stored in the stack pointer, multi-level interrupt processing (described later in this chapter) is possible. The status of the processor (i.e., the contents of all the registers) can be saved in the stack when an interrupt is accepted and then restored after the interrupt has been serviced. This ability to save the processor's status at any given time is possible even if an interrupt service routine, itself, is interrupted.

## Instruction Register and Decoder:

Every computer has a Word Length that is characteristic of that machine. A computer's word length is usually determined by the size of its internal storage elements and interconnecting paths (referred to as Busses); for example, a computer whose registers and busses can store and transfer 8 bits of information has a characteristic word length of 8 -bits and is referred to as an 8 -bit parailel processor. An eight-bit parallel processor generaliy finds it most efficient to deal with eight-bit binary fields, and the memory associated with such a processor is therefore organized to store eight bits in each addressable memory location. Data and instructions are stored in memory as eight-bit binary numbers, or as numbers that are integral multiples of eight bits: 16 bits, 24 bits, and so on. This characteristic eight-bit field is often referred to as a Byte.

Each operation that the processor can perform is identified by a unique byte of data known as an Instruction

Code or Operation Code. An eight-bit word used as an instruction code can distinguish between 256 alternative actions, more than adequate for most processors.

The processor fetches an instruction in two distinct operations. First, the processor transmits the address in its Program Counter to the memory. Then the memory returns the addressed byte to the processor. The CPU stores this instruction byte in a register known as the Instruction Register, and uses it to direct activities during the remainder of the instruction execution.

The mechanism by which the processor translates an instruction code into specific processing actions requires more elaboration than we can here afford. The concept, however, should be intuitively clear to any fogic designer. The eight bits stored in the instruction register can be decoded and used to selectively activate one of a number of output lines, in this case up to 256 lines. Each line represents a set of activities associated with execution of a particular instruction code. The enabied line can be combined with selected timing pulses, to develop electrical signais that can then be used to initiate specific actions. This transiation of code into action is performed by the Instruction Decoder and by the associated control circuitry.

An eight-bit instruction code is often sufficient to specify a particular processing action. There are times, however, when execution of the instruction requires more information than eight bits can convey.

One example of this is when the instruction references a memory location. The basic instruction code identifies the operation to be performed, but cannot specify the object address as well. In a case like this, a two- or threebyte instruction must be used. Successive instruction bytes are stored in sequentially adjacent memory locations, and the processor performs wwo or three fetches in succession to obtain the full instruction. The first byte retrieved from memory is placed in the processor's instruction register, and subsequent bytes are placed in temporary storage; the processor then proceeds with the execution phase. Such an instruction is referred to as Variable Length.

## Address Register(s):

A CPU may use a register or register-pair to hoid the address of a memory location that is to be accessed for data. If the address register is Programmabie, (i.e., if there are instructions that allow the programmer to alter the contents of the register) the program can "buitd" an address in the address register prior to executing a Memory Reference instruction (i.e., an instruction that reads data from memory. writes data to memory or operates on data stored in memory).

## Arithmetic/Logic Unit (ALU):

All processors contain an arithmetic/logic unit, which is often referred to simply as the ALU. The ALU, as its name implies, is that portion of the CPU hardware which
performs the arithmetic and logical operations on the binary data.

The ALU must contain an Adder which is capable of combining the contents of two registers in accordance with the logic of binary arithmetic. This provision permits the processor to perform arithmetic manipulations on the data it obtains from memory and from its other inputs.

Using only the basic adder a capable programmer can write routines which will subtract, multiply and divide, giving the machine complete arithmetic capabilities. In practice, however, most ALUs provide other built-in functions, including hardware subtraction, boolean logic operations, and shift capabilities.

The ALU contains Flag Bits which specify certain conditions that arise in the course of arithmetic and logical manipulations. Flags typically include Carry, Zero, Sign, and Parity. It is possible to program jumps which are conditionally dependent on the status of one or more flags. Thus, for example, the program may be designed to jump to a special routine if the carry bit is set following an addition instruction.

## Control Circuitry:

The control circuitry is the primary functional unit within a CPU. Using clock inputs, the control circuitry maintains the proper sequence of events required for any processing task. After an instruction is fetched and decoded, the control circuitry issues the appropriate signais (to units both internal and external to the CPU) for initiating the proper processing action. Often the control circuitry will be capable of responding to external signals, such as an interrupt or wait request. An Interrupt request will cause the control circuitry to temporarily interrupt main program execution, jump to a special routine to service the interrupting device, then automatically return to the main program. A Wait request is often issued by a memory or I/O element that operates slower than the CPU. The control circuitry will idle the CPU until the memory or I/O port is ready with the data.

## COMPUTER OPERATIONS

There are certain operations that are basic to almost any computer. A sound understanding of these basic operations is a necessary prerequisite to examining the specific operations of a particular computer.

## Timing:

The activities of the central processor are cyclical. The processor fetches an instruction, performs the operations required, fetches the next instruction, and so on. This orderly sequence of events requires precise timing, and the CPU therefore requires a free running oscillator clock which furnishes the reference for all processor actions. The combined fetch and execution of a single instruction is referred to as an Instruction Cycle. The portion of a cycle identified
with a clearly defined activity is called a State. And the interval between pulses of the timing oscillator is referred to as a Clock Pariod. As a generat rule, one or more clock periods are necessary for the completion of a state, and there are several states in a cycle.

## Instruction Fetch:

The first state(s) of any instruction cycte will be dedicated to fetching the next instruction. The CPU issues a read signal and the contents of the program counter are sent to memory, which responds by returning the next instruction word. The first byte of the instruction is placed in the instruction register. If the instruction consists of more than one byte, additional states are required to fetch each byte of the instruction. When the entire instruction is present in the CPU, the program counter is incremented (in preparation for the next instruction fetch) and the instruction is decoded. The operation specified in the instruction will be executed in the remaining states of the instruction cycle. The instruction may call for a memory read or write, an input or output and/or an internal CPU operation, such as a register-to-register transfer or an add-registers operation.

## Memory Read;

An instruction fetch is merely a special memory read operation that brings the instruction to the CPU's instruction register. The instruction fetched may then call for data to be read from memory into the CPU. The CPU again issues a read signal and sends the proper memory address; memory responds by returning the requested word. The data received is placed in the accumulator or one of the other general purpose registers (not the instruction register).

## Memory Write:

A memory write operation is similar to a read except for the direction of data flow. The CPU issues a write signal, sends the proper memory address, then sends the data word to be written into the addressed memory location.

## Wait (memory synchronization):

As previousiy stated, the activities of the processor are timed by a master clock oscillator. The ciock period determines the timing of all processing activity.

The speed of the processing cycle, however, is limited by the memory's Access Time. Once the processor has sent a read address to memory, it cannot proceed until the memory has had time to respond. Most memories are capable of responding much faster than the processing cycle requires. A few, however, cannot supply the addressed byte within the minimum time established by the processor's clock.

Therefore a processor should contain a synchronization provision, which permits the memory to request a Wait state. When the memory receives a read or write enable sig. nal, it places a request signal on the processor's READY line, causing the CPU to idie temporarily. After the memory has
had time to respond, it frees the processor's READY line, and the instruction cycle proceeds.

## Input/Output:

Input and Output operations are similar to memory read and write operations with the exception that a peripheral I/O device is addressed instead of a memory location. The CPU issues the appropriate input or output control signal, sends the proper device address and either receives the data being input or sends the data to be output.

Data can be input/output in either parallel or serial form. All data within a digital computer is represented in binary coded form. A binary data word consists of a group of bits; each bit is either a one or a zero. Parailed I/O consists of transferring all bits in the word at the same time, one bit per line. Serial I/O consists of transterring one bit at a time on a single line. Naturally serial $1 / O$ is much slower, but it requires considerably less hardware than does parallel I/O.

## Interrupts:

Interrupt provisions are included on many central processors, as a means of improving the processor's efficiency. Consider the case of a computer that is processing a large volume of data, portions of which are to be output to a printer. The CPU can output a byte of data within a single machine cycle but it may take the printer the equivalent of many machine cycles to actually print the character specified by the data byte. The CPU could then remain ide waiting until the printer can accept the next data byte. if an interrupt capability is implemented on the computer, the CPU can output a data byte then return to data processing. When the printer is ready to accept the next data byte, it can request an interrupt. When the CPU acknowiedges the interrupt, it suspends main program execution and automatically branches to a routine that will output the next data byte. After the byte is output, the CPU continues with main program execution. Note that this is, in principle, quite similar to a subroutine calt, except that the jump is initiated externally rather than by the program.

More complex interrupt stuctures are possible, in which several interrupting devices share the same processor but have different priority levels. Interruptive processing is an important feature that enables maximum untilization of a processor's capacity for high system throughput.

## Hold:

Another important feature that improves the throughput of a processor is the Hold. The hold provision enables Direct Memory Access (DMA) operations.

In ordinary' input and output operations, the processor itself supervises the entire data transfer. Information to be placed in memory is transferred from the inout device to the processor, and then from the processor to the designated memory location. In similar fashion, information that goes
from memory to output devices goes by way of the processor.

Some peripheral devices, however, are capable of transferring information to and from memory much faster than the processor itself can accomplish the transfer. If any appreciable quantity of data must be transferred to or from such a device, then system throughput will be increased by
having the devica accomplish the transfer directly. The processor must temporarily suspend its operation during such a transfer, to prevent conflicts that would arise if processor and peripheral device attempted to access memory simultaneously. It is for this reason that a hold provision is included on some processors.

The 8080 is a complete 8 -bit parallei, central processor unit (CPU) for use in general purpose digital computer systems. It is fabricated on a single LSt chip (see Figure 2-1). using Intel's n-channel silicon gate MOS process. The 8080 transfers data and internal state information via an 8 -bit, bidirectional 3-state Data Bus ( $\mathrm{O}_{0} \mathrm{D}_{7}$ ). Memory and peripheral device addresses are transmitted over a separate 16 -
bit 3-state Address Bus ( $A_{0} \cdot A_{15}$ ). Six timing and control outputs (SYNC, DBIN, WAIT, $\overline{W R}$, HLDA and INTE) emanate from the 8080, while four control inputs (READY. HOLD, INT and RESET), four power inputs ( $+12 \mathrm{v},+5 \mathrm{v}$, -5 v , and GND) and two clock inputs ( $\phi_{1}$ and $\phi_{2}$ ) are accepted by the 8080.



Figure 2-1. 8080 Photomicrograph With Pin Designations

8800b

## ARCHITECTURE OF THE 8080 CPU

The 8080 CPU consists of the following functional units:

- Register array and address logic
- Arithmetic and logic unit (ALU)
- Instruction register and control section
- Bi-directional, 3-state data bus buffer

Figure 2.2 itlustrates the functional blocks within the 8080 CPU .

## Registers:

The register section consists of a static RAM array organized into six 16 -bit registers:

- Program counter (PC)
- Stack pointer (SP)
- Six 8-bit general purpose registers arranged in pairs, referred to as B,C; D,E: and H,L
- A temporary register pair called W,Z

The program counter maintains the memory address of the current program instruction and is incremented auto-
matically during every instruction fetch. The stack pointer maintains the address of the next available stack tocation in memory. The stack pointer can be initialized to use any portion of read-write memory as a stack. The stack pointer is decremented when data is "pushed" onto the stack and incremented when data is "popped" off the stack (i.e., the stack grows "downward").

The six general purpose registers can be used either as single registers ( 8 -bit) or as register pairs (16-bit). The temporary register pair, $W, Z$, is not program addressabie and is only used for the internal execution of instructions.

Eight-bit data bytes can be transferred between the internal bus and the register array via the register-select multiplexer. Sixteen-bit transfers can proceed between the register array and the address latch or the incrementer/ decrementer circuit. The address latch receives data from any of the three regtster pairs and drives the 16 addrass output buffers ( $\mathrm{A}_{0} \cdot \mathrm{~A}_{15}$ ), as well as the incrementer/ decrementer circuit. The incrementer/decrementer circuit receives data from the address latch and sends it to the register array. The 16 -bit data can be incremented or decremented or simply transferred between registers.


Figure 2-2. 8080 CPU Functional Block Diagram

## Arithmetic and Logic Unit (ALU):

The ALU contains the following registers:

- An 8-bit accumulator
- An 8-bit temporary accumulator (ACT)
- A 5-bit flag register: zero, carry, sign, parity and auxiliary carry
- An 8-bit temporary register (TMP)

Arithmetic, logical and rotate operations are performed in the ALU. The ALU is fed by the temporary register (TMP) and the temporary accumulator (ACT) and carry flip.flop. The resuit of the operation can be transferred to the internal bus or to the accumulator; the ALU also feeds the flag register.

The temporary register (TMP) receives information from the internal bus and can send all or portions of it to the ALU, the flag register and the internal bus.

The accumulator (ACC) can be loaded from the ALU and the internal bus and can transfer data to the temporary accumulator (ACT) and the internal bus. The contents of the accumulator (ACC) and the auxiliary carry flip-flop can be tested for decimal correction during the execution of the DAA instruction (set Chapter 4).

## Instruction Register and Control:

During an instruction fetch, the first byte of an in. struction (containing the OP code) is transferred from the internal bus to the 8 -bit instruction register.

The contents of the instruction register are, in turn, available to the instruction decoder. The output of the decoder, combined with various timing signals, provides the control signais for the register array, ALU and data buffer blocks. In addition, the outputs from the instruction decoder and external control signals feed the timing and state control section which generates the state and cycle timing signals.

## Data Bus Buffer:

This 8 -bit bidirectional 3 -state buffer is used to isolate the CPU's internal bus from the external data bus ( $\mathrm{D}_{0}$ through $\mathrm{D}_{7}$ ). In the output mode, the internal bus content is loaded into an \& bit latch that, in turn, drives the data bus output buffers. The output buffers are switched off during input or non-transfer operations.

During the input mode, data from the external data bus is transferred to the internal bus. The internal bus is precharged at the beginning of each internal state, except for the transfer state ( ${ }^{3}$-described later in this chapter).

## THE PROCESSOR CYCLE

An instruction cycle is defined as the time required to fetch and execute an instruction. During the fetch, a selected instruction (one, two or three bytes) is extracted from memory and deposited in the CPU's instruction register. During the execution phase, the instruction is decoded and translated into specific processing activities.

Every instruction cycle consists of one, two, three, four or five machine cycles. A machine cycle is required each time the CPU accesses memory or an $1 / O$ port. The fetch portion of an instruction cycle requires one machine eycle for each byte to be fetched. The duration of the execution portion of the instruction cycle depends on the kind of instruction that has been fetched. Some instructions do not require any machine cycles other than those necessary to fetch the instruction; 'other instructions, however, $r \theta$ quire additional machine eycles to write or read data to/ from memory or $1 / 0$ devices. The DAD instruction is an exception in that it requires two additional machine cycles to complete an internal register-pair add (see Chapter 4).

Each machine cycte consists of three, four or five states. A state is the smallest unit of procassing activity and is defined as the interval between two successive positivegoing transitions of the $\phi_{1}$ driven clock pulse. The 8080 is driven by a two-phase clock oscillator. All processing activities are referred to the period of this ctock. The two nonoverlapping elock pulses, fabeled $\phi_{1}$ and $\phi_{2}$, are furnished by external circuitry. It is the $\phi_{1}$ clock pulse which divides each machine cycle into states. Timing logic within the 8080 uses the clork inputs to produce a SYNC pulse, which identifies the beginning of every machine cycle. The SYNC pulse is triggered by the low-to-high transition of $\phi_{2}$, as shown in Figure 2.3.

-SYNC DOES NOT OCCUA IN THE SECOND ANO THIRD MACHINE CYCLES OF A OAD INSTPUCTION SINCE THESE MACHINE CYCLES ARE USED FOR AN INTERNAL REGISTER-PAIR ADO.

Figure 2-3. $\phi_{1 .} \phi_{2}$ And SYNC Timing
There are three exceptions to the defined duration of a state. They are the WAIT state, the hold (HLDA) state and the hatt (HLTA) state, described later in this chapter. Because the WAIT, the HLDA, and the HLTA states depend upon external events, they are by their nature of indeterminate length. Even these exceptional states, however, must
be synchronized with the puises of the driving clock. Thus, the duration of ail states are integral multiples of the clock period.

To summarize then, each clock period marks a state; three to five states constitute a machine cycle; and one to five machine oycles comprise an instruction cyele. A fult instruction cycle requires anywhere from four to eightteen states for its completion, depending on the kind of instruction involved.

## Machine Cycle Identification:

With the exception of the DAD instruction, there is just one consideration that determines how many machine cycles are required in any given instruction cycle: the number of times that the processor must reference a memory address or an addressable peripheral device, in order to fetch and execute the instruction. Like many processors, the 8080 is so constructed that it can transmit only one address per machine cycle. Thus, if the fetch and execution of an instruction requires two memory references, then the instruction cycle associated with that instruction consists of two machine cycles. If five such references are called for, then the instruction cycle contains five machine cycles.

Every instruction cycle has at ieast one reference to memory, during which the instruction is fetched. An instruction cycle must always have a fetch, even if the execution of the instruction requires no further references to memory. The first machine cycle in every instruction cycte is therefore a FETCH. Beyond that, there are no fast rules. it depends on the kind of instruction that is fetched.

Consider some examples. The add-register (ADD r) instruction is an instruction that requires only a single machine cycle (FETCH) for its completion. In this one-byte instruction, the contents of one of the CPU's six general purpose registers is added to the existing contents of the accumulator. Since all the information necessary to execute the command is contained in the eight bits of the instruction code, only one memory reference is necessary. Three states are used to extract the instruction from memory, and one additional state is used to accomplish the desired addition. The entire instruction cycle thus requires only one machine cycie that consists of four states, or four periods of the external clock.

Suppose now, however, that we wish to add the contents of a specific memory location to the existing contents of the accumulator (ADD M). Although this is quite similar in principle to the example just cited, several additional steps will be used. An extra machine cycle will be used, in order to address the desired memory location.

The actual sequence is as follows. First the processor extracts from memory the one-byte instruction word addressed by its program counter. This takes three states. The eight-bit instruction word obtained during the FETCH machine cycle is deposited in the CPU's instruction register and used to direct activities during the remainder of the instruction cycle. Next, the processor sends out, as an address.
the contents of its $H$ and $L$ registers. The eight-bit data word returned during this MEMORY READ machine cycle is placed in a temporary register inside the 8080 CPU . By now three more clock periods (states) have elapsed. In the seventh and final state, the contents of the temporary register are added to those of the accumulator. Two machine cycles, consisting of seven states in ald, complete the "ADD M" instruction cycle.

At the opoosite extreme is the save $H$ and $L$ registers (SHLD) instruction, which requires five machine cycles. During an "SHLD" instruction cycle, the contents of the processor's $H$ and $L$ registers are deposited in two sequentially adjacent memory locations; the destination is indicated by two address bytes which are stored in the two mernory locations immediately following the operation code byte. The foilowing sequence of events occurs:
(1) A FETCH machine cycle, consisting of four states. During the first three states of this machine cycle, the processor fetches the instruction indicated by its program counter. The program counter is then incremented. The fourth state is used for internal instruction decoding.
(2) A MEMORY READ machine eycle, consisting of three states. During this machine cycle, the byte indicated by the program counter is read from memory and placed in the processor's $Z$ register. The program counter is incremented again.
(3) Another MEMORY READ machine cyc!e, consisting of three states, in which the byte indicated by the processor's program counter is read from memory and placed in the W register. The program counter is incremented, in anticipation of the next instruction fetch.
(4) A MEMORY WRITE machine cycle, of three states, in which the contents of the $L$ register are transferred to the memory location pointed to by the present contents of the $W$ and $Z$ regis. ters. The state following the transfer is used to increment the $W, Z$ register pair so that it indicates the next memory location to receive data.
(5) A MEMORY WRITE machine cycle, of three states, in which the contents of the $H$ register are transferred to the new memory location pointed to by the $\mathrm{W}, \mathrm{Z}$ register pair.

In summary, the "SHLD" instruction cycle contains five machine cycles and takes 16 states to execute.

Most instructions fall somewhere between the extremes typified by the "ADD r" and the "SHLD" instructions. The input (INP) and the output (OUT) instructions, for example, require three machine cycles: a FETCH, to obtain the instruction; a MEMORY READ, to obtain the address of the object peripheral; and an INPUT or an OUT. PUT machine cycle, to complete the transfer.

While no one instruction cycle will consist of more then five machine cycles, the following ten different types of machine cycles may occur within an instruction cycle:

FETCH (M1)
MEMORY READ
MEMORY WRITE
STACK READ
STACK WRITE
INPUT
OUTPUT
(8) INTERRUPT
(9) HALT
(10) HALT•INTERRUPT

The machine cycles that actually do occur in a particular instruction cycle depend upon the kind of instruc. tion, with the overriding stipulation that the first machine eycle in any instruction cycle is always a FETCH.

The processor identifies the machine cycle in progress by transmitting an eight-bit status word during the first state of every machine cycle. Updated status information is presented on the 8080's data lines ( $\mathrm{D}_{0}-\mathrm{O}_{7}$ ), during the SYNC interval. This data should be saved in latches, and used to develop control signals for external circuitry. Tabie 2-1 shows how the positive-true status information is distributed on the processor's data bus.

Status signals are provided orincipally for the control of external circuitry. Simplicity of interface, rather than machine cycle identification, dictates the logical definition of individual status bits. You will therefore observe that certain processor machine cycles are uniquely identified by a single status bit, but that others are not. The $M_{1}$ status bit ( $\mathrm{D}_{6}$ ), for example, unambiguously identifies a FETCH machine cycle. A STACK READ, on the other hand, is indicated by the coincidence of STACK and MEMR signals. Machine cycle identification data is also valuable in the test and de-bugging phases of system development. Table 2.1 lists the status bit outputs for each type of machine cycte.

## State Transition Sequence:

Every machine cycle within an instruction cycle consists of three to five active states (referred to as $T_{1}, T_{2}, T_{3}$. $\mathrm{T}_{4}, \mathrm{~T}_{5}$ or $\mathrm{T}_{\mathrm{W}}$ ). The actual number of states depends upon the instruction being executed, and on the particular machine cycle within the greater instruction cycle. The state transition diagram in Figure 2-4 shows how the 8080 proceeds from state to state in the course of a machine cycle. The diagram also shows how the READY, HOLD, and INTERRUPT lines are sampled during the machine cycle, and how the conditions on these lines may modify the
basic transition sequence. In the present discussion, we are concerned only with the basic sequence and with the READY function. The HOLD and INTEARUPT functions will be discussed later.

The 8080 CPU does not directly indicate its internal state by transmitting a "state control" output during each state; instead, the 8080 supplies direct control output (INTE, HLDA, DBIN, $\overline{W R}$ and WAIT) for use by external circuitry.

Recail that the 8080 passes through at least three states in every machine cycle, with each state defined by successive low-to-high transitions of the $\phi_{1}$ clock. Figure 2.5 shows the timing relationships in a typical FETCH machine cycle. Events that occur in each state are referenced to transitions of the $\phi_{1}$ and $\Phi_{2}$ clock puises.

The SYNC signal identifies the first state ( $T_{1}$ ) in every machine cycte. As shown in Figure 2-5, the SYNC signal is reiated to the leading edge of the $\phi_{2}$ clock. There is a delay (tOC) between the low-to-high transition of $\phi_{2}$ and the positive-going edge of the SYNC pulse. There aiso is a corresponding delay (also tDC) between the next $\Phi 2$ puise and the falling edge of the SYNC signal. Status information is displayed on $\mathrm{D}_{0}-\mathrm{O}_{7}$ during the same $\phi_{2}$ to $\phi_{2}$ interval. Switching of the status signals is likewise controlled by $\phi_{2}$.

The rising edge of $\phi_{2}$ during $T_{1}$ also loads the processor's address lines ( $A_{0} \cdot A 15$ ). These lines become stable within a brief delay ( $\mathrm{t}_{\mathrm{DA}}$ ) of the $\phi_{2}$ clocking pulse, and they remain stable until the first $\phi_{2}$ pulse after state $\mathrm{T}_{3}$. This gives the processor ample time to read the data returned from memory.

Once the processor has sent an address to memory, there is an opportunity for the memory to request a WAIT. This it does by pulling the processor's READY line low, prior to the "Ready set-up" interval ( $\mathrm{t}_{\mathrm{RS}}$ ) which occurs during the $\phi_{2}$ pulse within state $\mathrm{T}_{2}$ or $\mathrm{T}_{\mathrm{W}}$. As long as the READY line remains sow, the processor will idile, giving the memory time to respond to the addressed data request. Refer to Figure 2-5.

The processor responds to a wait request by entering an alternative state ( TW ) at the end of $\mathrm{T}_{2}$, rather than proceeding directly to the $T_{3}$ state. Entry into the TW state is indicated by a WAIT signal from the processor, acknowledging the memory's request. A low-to-high transition on the WAIT line is triggered by the rising edge of the $\phi_{1}$ clock and occurs within a brief delay ( $\mathrm{t}_{\mathrm{DC}}$ ) of the actual entry into the TW state.

A wait period may be of indefinite duration. The processor remains in the waiting condition until its READY line again goes high. A READY indication must precede the fall. ing, edge of the $\phi_{2}$ clock by a specitied interval ( $t_{\text {RS }}$ ), in order to guarantee an exit from the $T_{W}$ state. The cycle may then proceed, beginning with the rising edge of the next $\phi_{1}$ clock. A WAIT interval will therefore consist of an integrai number of TW states and will always be a multiple of the clock period.

Instructions for the 8080 require from one to five machine cycies for complete execution. The 8080 sends out 8 bit of status information on the data bus at the beginning of each machine cycle (during SYNC time). The following table defines the status information.

STATUS INFORMATION DEFINITION Data Bus

| Symbois | Bit |
| :--- | :--- |
| INTA* | $\mathrm{O}_{0}$ |

WO D
STACK $\quad D_{2}$

HLTA
OUT $\quad D_{4}$
$\mathrm{M}_{\uparrow} \quad \mathrm{D}$

INP* $\quad D_{6}$

MEMR* $D_{7} \quad$ Designates that the data bus will be used for memory read data.
-These three status bits can be used to control
the flow of data onto the 8080 data bus.


STATUS WORD CHART


Table 2-1. 8080 Status Bit Definitions


Figure 2-4. CPU State Transition Diagram

The events that take place during the $\mathrm{T}_{3}$ state are determined by the kind of machine cycie in progress. In a FETCH machine cycte, the processor interprets the data on its data bus as an instruction. During a MEMORY READ or a STACK READ, data on this bus is interpreted as a data word. The processor outputs data on this bus during a MEMORY WRITE machine cycle. During I/O operations, the processor may either transmit or receive data, depending on whether an OUTPUT or an INPUT Operation is involved.

Figure $2 \cdot 6$ illustrates the timing that is characteristic of a data input operation. As shown, the low-to-high transition of $\phi_{2}$ during $T_{2}$ clears status information from the processor's data lines, preparing these lines for the receipt of incoming data. The data presented to the processor must have stabilized prior to both the " $\phi_{1}$-data set-up" interval ( $\mathrm{OS}_{1}$ ), that precedes the falling edge of the $\phi_{1}$ pulse defining state $T_{3}$, and the " $\phi_{2}$-data set-up" interval ( $t_{D S 2}$ ), that precedes the rising edge of $\phi_{2}$ in state $T_{3}$. This same
data must remain stable during the "data hold" interval ( t DH ) that occurs following the rising edge of the $\phi_{2}$ pulse. Data placed on these lines by memory or by other external devices will be sampled during $\mathrm{T}_{3}$.

During the input of data to the processor, the 8080 generates a DBIN signal which should be used externaily to enable the transfer. Machine cycles in which DBIN is available include: FETCH, MEMORY READ, STACK READ, and INTERRUPT. DBIN is initiated by the rising edge of $\phi_{2}$ during state T 2 and terminated by the corresponding edge of $\phi_{2}$ during $T_{3}$. Any $T_{W}$ phases intervening between $T_{2}$ and $\mathrm{T}_{3}$ will therefore extend DBIN by one or more clock periods.

Figure 2.7 shows the timing of a machine cycle in which the processor outputs data. Output data may be destined either for memory or for peripherais. The rising edge of $\varphi_{2}$ within state $T_{2}$ elears status information from the CPU's data lines, and loads in the data which is to be output to external devices. This substitution takes place within the


NOTE: (N) Refer to Status Word Chart on Page 2.6.
Figure 2-5. Basic 8080 Instruction Cycle


NOTE: (N) Fefer to Status Word Chart on Page 2-6.

Figure 2-6. Input Instruction Cycle


Figure 2.7. Output Instruction Cycle
"data output delay" interval (toD) following the $\phi_{2}$ clock's leacing edge. Data on the bus remains stable throughout the remainder of the machine cycte, until replaced by updated status information in the subsequent $T_{1}$ state. Observe that a READY signal is necessary for completion of an OUTPUT machine cycle. Unless such an indication is present, the processor enters the $T_{W}$ state, following the $T_{2}$ state. Data on the output lines remains stable in the interim, and the processing cycle will not proceed until the READY line again goes high.

The 8080 CPU generates a $\overline{W R}$ output for the syn. chronization of external transfers, during those machine cycles in which the processor outputs data. These include MEMORY WRITE, STACK WRITE, and OUTPUT. The negative-going leading edge of $\overline{W R}$ is referenced to the rising edge of the first $\phi_{1}$ clock pulse following $T_{2}$, and occurs within a brief delay ( DC ) of that event. WR remains low untii re-triggered by the leading edge of $\phi_{1}$ during the state following $T_{3}$. Note that any $T_{W}$ states intervening between $T_{2}$ and $T_{3}$ of the output machine cycle will neces-
sarily extend $\overline{W R}$, in much the same way that $D B I N$ is affected during data input operations.

All processor machine cycles consist of at least three states: $T_{1}, T_{2}$, and $T_{3}$ as just described. If the processor has to wait for a response from the peripheral or memory with which it is communicating, then the machine cycle may also contain one or more TW states. During the three basic states, data is transferred to or from the processor.

After the $T_{3}$ state, however, it becomes difficult to generalize. $T_{4}$ and $T_{5}$ states are available, if the execution of a particular instruction requires them. But not all machine cycles make use of these states. It depends upon the kind of instruction being executed, and on the particular machine cycle within the instruction cycle. The processor will terminate any machine cycie as soon as its processing activities are completed, rather than proceeding through the $T_{4}$ and $\mathrm{T}_{5}$ states every time. Thus the 8080 may exit a machine cycle following the $T_{3}$, the $T_{4}$, or the $T_{5}$ state and proceed directily to the $T_{1}$ state of the next machine cycle.

| STATE | ASSOCIATED ACTIVITIES |
| :---: | :---: |
| $T_{1}$ | A memory address or $1 / O$ device number is placed on the Address Bus (A $15-0$ ); status information is placed on Data Bus ( $\mathrm{D}_{7.0}$ ). |
| $T_{2}$ | The CPU samples the READY and HOLD inputs and checks for hait instruction. |
| TW (optional) | Processor enters wait state if READY is low or if HALT instruction has been executed. |
| T3 | An instruction byte (FETCH machine cycle), data byte (MEMORY READ, STACK READ) or interrupt instruction (INTERRUPT machine cycle) is input to the CPU from the Data Bus; or a data byte (MEMORY WRITE, STACK WRITE or OUTPUT machine cyclel is output onto the data bus. |
| T4 <br> T5 <br> (optional) | States $T_{4}$ and $T_{5}$ are available if the execution of a particular instruction requires them; if not, the CPU may skip one or both of thern. $T_{4}$ and $T_{5}$ are oniy used for internal processor operations. |

[^0]
## INTERRUPT SEQUENCES

The 8080 has the built-in capacity to handle externai interrupt requests. A peripheral device can initiate an interrupt simply by driving the processor's interrupt (INT) line high.

The interrupt (INT) input is asynchronous, and a request may therefore originate at any time during any instruction cycle. Internal togic re-clocks the external request, so that a proper correspondence with the driving clock is established. As Figure 2 -8 shows, an interrupt request (INT) arriving during the time that the interrupt enable line (INTE) is high, acts in coincidence with the $\phi_{2}$ clock to set the internal interrupt latch. This event takes place during the last state of the instruction cycle in which the request occurs, thus ensuring that any instruction in progress is complated before the interrupt can be processed.

The INTERRUPT machine eycle which follows the arrival of an enabied interrupt request resembles an ordinary FETCH machine eycle in most respects. The $M_{1}$ status bit is transmitted as usual during the SYNC interval. It is accompanied, however, by an INTA status bit ( $D_{0}$ ) which acknowiedges the external request. The contents of the program counter are latched onto the CPU's address tines during $T_{1}$, but the counter itself is not incremented during the INTERRUPT machine cycle, as it otherwise would be.

In this way, the pre-interrupt status of the progran counter is preserved, so that data in the counter may be restored by the interrupted program after the interrupt request has been processed.

The interrupt cycle is otherwise indistinguishable from an ordinary FETCH machine cycle. The processor itself takes no further speciai action. It is the responsibility of the peripheral logic to see that an eight-bit interrupt instruction is "jammed" onto the processor's data bus during stare T3. in a typical system, this means that the data-in bus from memory must be temporarily disconnected from the processor's main data bus, so that the interrupting device can command the main bus without interference.

The 8080's instruction set provides a special one-byte call which facifitates the processing of interrupts the ordinary program Call takes three byres). This is the RESTART instruction (RST). A variabie three-bit field embedded in the eight-bit field of the RST enables the interrupring device to direct a Call to one of eight fixed memory locations. The decimal addresses of these dedicated locations are: $0,8,16$, $24,32,40,48$, and 56. Any of these addresses may be used to store the first instruction(s) of a routine designed to service the requirements of an interrupting device. Since the (RST) is a call, completion of the instruction also stores the old program counter contents on the STACK.


NOTE: (N) Ritfer to Status Word Chart on Page 2-6.

Figure 2-8. Interrupt Timing


Figure 2.9. HOLD Operation (Read Mode)


Figure 2-10. HOLD Operation (Write Made)

## HOLD SEQUENCES

The 8080A CPU contains provisions for Direct Memory Access (DMA) operations. By applying a HOLD to the appropriate control pin on the processor, an external device can cause the CPU to suspend its normal operations and relinquish control of the address and data busses. The processor responds to a request of this kind by floating its address to other devices sharing the busses. At the same time, the procassor acknowledges the HOLD by placing a high on its HLDA outpin pin. During an acknowledged HOLO, the address and data busses are under control of the peripherai which originated the request, enabling it to conduct memory transfers without processor intervention.

Like the interrupt, the HOLD input is synchronized internally. A HOLD signal must be stable prior to the "Hold set-up" interval ( $t_{\text {MS }}$ ), that precedes the rising edge of $\phi_{2}$.

Figures 2.9 and $2-10$ illustrate the timing involved in HOLD operations. Note the delay between the asynchronous HOLD REQUEST and the re-clocked HOLD. As shown in the diagram, a coincidence of the READY, the HOLD, and the $\phi_{2}$ clocks sets the internal hold latch. Setting the latch enables the subsequent rising edge of the $\phi_{1}$ clock puise to trigger the HLDA output.

Acknowledgement of the HOLD REQUEST precedes stightly the actual floating of the processor's address and data lines. The processor acknowledges a HOLD at the beginning of $T_{3}$, if a read or an input machine cycle is in progress (see Figure 2-9). Otherwise, acknowledgement is deferred until the beginning of the state following $\mathrm{T}_{3}$ (see figure 2-10). In both cases, however, the HL.DA goes high within a specified delay ( $\mathrm{t}_{\mathrm{DC}}$ ) of the rising edge of the selected $\phi_{1}$ clock puise. Address and data lines are floated within a brief delay after the rising edge of the next $\phi_{2}$ ctock pulse. This relationship is also shown in the diagrams.

To all outward appearances, the procassor has suspended its operations once the address and data busses are floated. Internally, however, certain functions may continue. If a HOLD REQUEST is acknowledged at $\mathrm{T}_{3}$, and if the processor is in the middle of a machine cycle which requires four or more states to complete, the CPU proceeds through $T_{4}$ and $T_{5}$ before coming to a rest. Not until the end of the machine cycle is reached will processing activities cease. Internal processing is thus permitted to overtap the external DMA transfer, improving both the efficiency and the speed of the entire system.

The processor exits the holding state through a sequence similar to that by which it entered. A HOLD REQUEST is terminated asynchronously when the external device has completed its data transfer. The HLDA output
returns to a low level following the leading edge of the next $\phi 1$ clock pulse. Normal processing resumes with the machine cycle following the last cycle that was executed.

## HALT SEQUENCES

When a halt instruction (HLT) is executed, the CPU enters the halt state ( $T_{W H}$ ) after state $T_{2}$ of the next machine cycle, as shown in Figure 2-11. There are onily three ways in which the 8080 can exit the halt state:

- A high on the RESET line will always reset the 8080 to state $T_{1}$; RESET also clears the program counter.
- A HOLD input will cause the 8080 to enter the hold state, as previously described. When the HOLD line goes low, the 8080 re-enters the halt state on the rising edge of the next $\phi_{1}$ clock pulse.
- An interrupt (i.e., INT goes high while INTE is enabied) will cause the 8080 to exit the Hait state and enter state $\mathrm{T}_{1}$ on the rising edge of the next $\phi_{1}$ ctock pulse. NOTE: The interrupt enable (INTE) flag must be set when the halt state is entered; otherwise, the 8080 will oniy be able to exit via a AESET signal.
Figure 2-12 itlustrates halt sequencing in flow chart form.


## START-UP OF THE 8080 CPU

When power is applied initiatly to the 8080, the processor begins operating immediately. The contents of its program counter, stack pointer, and the other working registers are naturally subject to random factors and cannot be specified. For this reason, it will be necessary to begin the power up sequence with RESET.

An externai RESET signal of three clock period duration (minimum) restores the processor's internal program counter to zero. Program execution thus begins with memory location zero, following a RESET. Systems which ro. quire the processor to wait for an explicit start-up signal will store a halt instruction (EI, HLTT) in the first two locations. A manual or an automatic INTERRUPT will be used for starting. In other systems, the processor may begin execiting its stored program immediately. Note, however, that the RESET has no effect on status flags, or on any of the processor's working registers (accumulator, registers, or stack pointer). The contents of these registers remain indeterminate, until initialized explicitly by the program.


STATUS
INFORMATION


NOTE: (N) Aefer to Stutus Word Chast on Page 2-6
Figure 2-11. HALT Timing


Figure 2-12. HALT Sequence Fiow Chart.


Figure 2-13. Reset.


Figure 2-14. Retation between HOLD and INT in the HALT State.

| MUEMONIC | OPCODE |  | M11 11 |  |  |  |  | M2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | O7080904 | $\mathrm{O}_{3} \mathrm{O}_{2} \mathrm{O}_{4} \mathrm{O}_{0}$ | ri | T2ly | T3 | T4 | 73 | T | T3 $2^{[2]}$ | T3 |
| MOV 1.12 | 0100 | 0 \$ 5 | pcout STATUS | PC $=$ PC +1 | INST-TMP/RR | (\$ss)-TMP | (TMP)-000 |  |  |  |
| MOV 4 , M | 0100 | 0110 | ? | 4 |  | x ${ }^{\text {3 }}$ |  | HL OUT STATUSIEA | OATA- | -000 |
| MOV M. ${ }^{\text {r }}$ | 011 | 0 s s | : |  |  | (585\%-TMP |  | HL OUT STATusi7 | (TMP) | mata aus |
| SPML | 1111 | 1001 | + | ! |  | (Hi) | sp |  |  |  |
| MV1 P , case | 0000 | 0110 | ; |  |  | x |  | $\begin{aligned} & \text { PCOUT } \\ & \text { STATUSIE } \end{aligned}$ |  | -2000 |
| MVI M, ante | 0011 | 0110 | ! |  | $1$ | * |  | $3$ |  | -TMP |
| LXI Mo, dats | 0 - ${ }^{\text {P }}$ | 0001 |  | ! | $1$ | x |  |  | $P C=P C+182$ | $m$ |
| 6DA adct | 0011 | 1010 |  | ! |  | x |  |  | $P C=P C+1 \quad 12$ | $-2$ |
| STA adx | 0011 | 0010 |  |  | $\dot{L}$ | $\times$ |  | $\rceil$ | $\mathrm{PC} * \mathrm{PC}+\mathrm{t} \quad \mathbf{8 2}$ | $-z$ |
| LHLCO Od | 0010 | 1010 |  | ! | 1 | X |  | $\ddagger$ | $P C=P C+1 \quad B 2$ | -2 |
| SHLO addr | 0010 | 0010 | : | ! |  | $\times$ |  | PCOUT STATUSTE | $P C=P C+1 \quad 82$ | 2 |
| LOAX ${ }_{\text {co }}{ }^{\text {(4) }}$ | 00 ค ${ }^{\text {P }}$ | 1010 | 1 | \| | $1$ | $x$ |  | roOUT STATUSt\|al | DATA- | A |
| STAX roid ${ }^{\text {(4) }}$ | 0 O P ${ }^{\text {P }}$ | $00 \% 0$ | i | ' | $!$ | $x$ |  | $\begin{aligned} & \text { CPOYT } \\ & \text { STATUSi } \end{aligned}$ |  | OATA ${ }^{\text {aU5 }}$ |
| XCH6 | 11 10 | 1011 | . | ; | ' | (HL-M0E) |  |  |  |  |
| A00 ${ }^{+}$ | 1000 | 0 \$ 5 | : | ; | ! |  |  | [8) | (ACTNTMM |  |
| ADO M | 1000 | 0110 | ; | ! | $!$ | ( A$) \rightarrow \dot{A} \mathbf{A} \mathbf{T}$ |  | HL OUT STATUSía | DATA | -TM |
| AOI cass | 1100 | 0110 | : | ! | ! | (A)-ACT |  | ©COUT STATUS: 6 | $P C \cdot P C+1 \quad 82$ | -TMP |
| ADCr | 1000 | 1 s s s |  | + | $\vdots$ | $\begin{aligned} & (\$ S S \mid=T M P \\ & (A)=A C T \end{aligned}$ |  | [9\% |  |  |
| ADCM | 1000 | 1110 | . | , | ! | (A)-ACT |  | HLOUT 57ATUSIG | DATA | -TMP |
| ACt dima | 1100 | 1110 | 1 | - | - | (A1-ACT |  | pCOUT STATUSGI | PC = PCF* $1 \quad \mathbf{8 2}$ | -TMP |
| suar | 1001 | 0 s s 5 |  | ; |  | $\begin{aligned} & \text { 'SSST-TMP } \\ & \text { (A)-ACT } \end{aligned}$ |  | !91 |  |  |
| Stiom | 1001 | 0110 |  | ; | . | $\mid \mathrm{Al} \rightarrow \mathrm{ACT}$ |  | HLOUT STATUSE | DATA | - + MP |
| SUl data | 1101 | 0110 |  | . | - | (A)-ACT |  | कCOT STATUSiG | PC $=P C+1 \quad B 2$ | -TMP |
| S8at r | 1001 | ; s s s |  | 1 | ; | $\begin{aligned} & \text { isssi-TMP } \\ & \text { (Al-ACT } \\ & \hline \end{aligned}$ |  | ( |  |  |
| saa m | 100 ; | $1 \% 10$ |  | . | $\cdots$ | (A)-ACT |  | HLOUT STATUS히 | DATA | -TMP |
| S81 ata | 1101 | 1190 |  | . | $\stackrel{1}{1}$ | $(A) \rightarrow A C T$ |  | $\begin{aligned} & \text { PC OUT } \\ & \text { STATUSIE } \end{aligned}$ | $\mathrm{PC}=\mathrm{PC}+1 \quad \mathrm{Bz}$ | -TMP |
| INA | 0000 | 0100 | . | ! | $i$ | (OOOO TMP | ALU-000 |  |  |  |
| INA ${ }^{\text {* }}$ | 0011 | 0100 | . | ! | 1 | X |  | HL, OUT STATUSid | $\begin{aligned} & \text { DATA } \\ & \text { (TMPY+1 } \end{aligned}$ | $\mathrm{A}^{\boldsymbol{T} M \mathrm{~A}}$ |
| OCR r | 000 | 0101 | . | ' | \% |  | ALU-000 |  |  |  |
| OCF M | 0011 | 0101 |  | ; | i | $\times$ |  | HLOUT Statusiot | $\begin{aligned} & \text { OATA } \\ & \text { TTMPT-1 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \rightarrow \text { TMF } \\ & + \text { ALLU } \\ & \hline \end{aligned}$ |
| INX \%o | 0 OR P | 0011 | . | i | ! | ( $\mathrm{mPH}^{+1}$ | ${ }^{+8}$ |  |  |  |
| 0 Cx ro | 0 Q P | \% 0 ; 1 |  | - | + | (他 ${ }^{\text {P }}$ - 1 | ${ }^{\text {PF }}$ |  |  |  |
| DAO roter | 0 O P P | 1001 | ; | \% | ; | $x$ |  | (ri)-ACT | $\begin{aligned} & \text { TU } \rightarrow \text { TMAP } \\ & \text { (ACT }+ \text { TTMPY-ALU } \\ & \hline \end{aligned}$ | ALULL, CY |
| DAA | 0010 | 011 1 | ': | \| | . | DAA-A, FLAGSitod |  |  |  |  |
| ANA ${ }^{\text {r }}$ | 10 : 0 | 0 s s s | $\pm$ | $1$ | 1 | $\begin{aligned} & \text { (SSSI-TMPD } \\ & (A) \rightarrow A C T \end{aligned}$ |  | (9) | (ACT) + (TMMP1-A |  |
| ANA M | 1010 | 0 1: 0 | $\begin{aligned} & \text { PC OUT } \\ & \text { STATUS } \end{aligned}$ | PC - PC + + | INST-TMPAR | $(A)=A C T$ |  | hL OUT Statusion | DATA | -TMP. |



Figure 2-13. Reset.


Fiqure 2-14. Relation between HOLD and INT in the HALT State.

| MNEMONLC | Op coos |  | M11] |  |  |  |  | M2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{O}_{7} \mathrm{O}_{6} \mathrm{Og}_{3} \mathrm{O}_{4}$ | $\mathrm{D}_{1} \mathrm{O}_{2} \mathrm{O}_{1} \mathrm{O}_{6}$ | T1 | T20] | 13 | T4 | TS | T1 | $13^{[2]}$ | 13 |
| Mov $=1.12$ | 0 100 | 0 \$ | 踽OUT <br> STATUS | $P C=P C+1$ | INSTT-TMP/AR | 15ss) 7 TMe | (TMP $\rightarrow$ ODO |  |  |  |
| MOV r. M | 0100 | 0110 | ? | $!$ | $i$ | $x$ (3) |  | HL OUT STATUS(G) | OATA | -000 |
| MOV M, r | $0+11$ | 0 s s s | ! |  |  | (\$\$S1-TMP |  | HL OUT STATJSI7 | (TMP) | -Data 3 us |
| SPML | 111 | 100 | [ | ! |  | (NU | $s$ |  |  |  |
| MVI ${ }^{\text {c, acese }}$ | 0000 | 0110 | i |  |  | $\times$ |  | PC OUT statusid |  | -0000 |
| MVI M. ctut | 001 ; | 0110 | ! |  |  | x |  | $!$ |  | TMim |
| LXITD.tots | 0 ¢ 9 | 0001 |  |  |  | $\times$ |  |  | $P C=P C+1 \quad 82$ | $m 1$ |
| LDA matr | 0011 | 1010 |  | 1 | ! | $\times$ |  |  | $\triangle C=P C+1 \quad B 2$ | $-2$ |
| STA asor | 0011 | 0010 | . | $\vdots$ |  | $\times$ |  | i | $9 \mathrm{C}=\mathrm{PC}+1 \quad$ P2 |  |
| LHLO sadr | 0010 | 1010 | . | ! |  | x |  | $1$ | $P C=P C+7 \quad 82$ |  |
| SHLD add | 0010 | 0010 | : | ; |  | $\times$ |  | ${ }^{\circ} \mathrm{CO}$ STATUsid |  | 2 |
| Loax cot 4 ] | 009 P | 1010 | 1 | ! | 1 | X |  | $\begin{aligned} & \text { ROUT } \\ & \text { STATUS' } \end{aligned}$ | OATA | $A$ |
| STAX rptal | $\bigcirc 0$ ค | 0010 |  | ; | 1 | x |  | to OUT STATLStI7 |  | oata bus |
| XCHG | + 110 | 1011 | . | ; |  | (HL¢(0E) |  |  |  |  |
| A00, | 1000 | 0 s s s | . | $\vdots$ | ! | $\begin{aligned} & \text { ISSS)-TMP } \\ & \text { (A) } \rightarrow \text { ACT } \end{aligned}$ |  | ${ }^{91}$ | (ACT) atMm-A $^{\text {a }}$ |  |
| AOO m | 1000 | 0 \% 10 | . | , | $!$ | (A) $\rightarrow \dot{A} \mathbf{C T}$ |  | HL OUT STATUSG | DATA | -TMe |
| ADI 4 ara | 1 100 | 0110 |  |  | \| | (A)-ACT |  | $\begin{aligned} & \text { CC OUT } \\ & \text { STATUS } 64 \\ & \hline \end{aligned}$ | $P C=P C+1 \quad 82$ | Tme |
| AOC: | 1000 | 1 S \$ |  | + | ; | $\begin{aligned} & \text { (SSS7-TMP } \\ & \text { (A)-ACT } \end{aligned}$ |  | [ 9 | (ACT) +1 TMP) + CY $-A$ |  |
| ADC M | 1000 | 1110 |  | $\vdots$ | ; | (A)-ACT |  | hic OUT STATUSIG | OATA | TM |
| ACl asta | 1100 | 1110 |  | , |  | ( A )-ACT |  | PCOUT STA TUST\|61 | FC $=$ PC* $+1 \quad 82$ | -TMP |
| SuE r | 100 \% | 0 s s s | ' |  |  | $\begin{aligned} & \text { SSSST-TMP } \\ & (A) \rightarrow A C T \end{aligned}$ |  | (9) |  |  |
| Sus m | 1001 | 0170 | . | ; |  | (A)-ACT |  | HLOUT STATUSE | OATA | - 7 MP |
| \$Uldat | 1101 | 0110 |  | : |  | (A)-ACT |  | © OUT STATUS:G | $P C=P C+1 \quad B 2$ | -TMP |
| sab r | 1001 | 1555 | . | 1 |  | $\begin{aligned} & \text { ISSSS-TMP } \\ & (\mathrm{Al}-\mathrm{ACT} \\ & \hline \end{aligned}$ |  | ( $\$$ |  |  |
| Sas m | 1001 | $1+10$ |  |  | : | \| $\mathrm{A} \mid \rightarrow-\mathrm{CT}$ |  | HLOUT STATUSH1 | data | -TMP |
| S81 data | $1{ }^{1} 01$ | 1110 |  | : | : | ( $A 1 \rightarrow A C T$ |  | PCOUT STATUSI | $P C \times P C+1 \quad 82$ | - TMP |
| INA | 0000 | 0100 | ! |  | $\begin{array}{r} 1 \\ \hline \end{array}$ | (0DOH TMN | ALU-DDO |  |  |  |
| INA M | 0011 | 0100 |  | . | i | $\times$ |  | HLSOUT STATUSM | $\begin{aligned} & \text { DATA } \\ & \text { (TMPY+1 } \end{aligned}$ | $\underbrace{T M P}_{A L U}$ |
| OCA - | 0000 | 0101 |  |  | 1 |  | A64-000 |  |  |  |
| OCA M | 0011 | 0101 |  | + | + | $\times$ |  | HL OUT STATUSIG: | $\begin{aligned} & \hline \text { DATA } \\ & \text { ITMAP = } \end{aligned}$ | $+ \text { TMP }$ |
| INX 0 | 0 O R P | 0011 |  | ; | ! | ( $\mathrm{A}_{\text {P }}+1$ | ${ }^{+8}$ |  |  |  |
| DCX ${ }^{\text {po }}$ |  | ; 011 | . | ! | . | (RPP - 1 | ${ }^{\text {aF }}$ |  |  |  |
| DAD rodel | 0 O P P | 1001 | ! | ! | - | $\times$ |  | ( n )-ACT | $\underset{(A C T I+T \text { MMPT-ALU }}{(L \rightarrow T M P)}$ | ALULL, CY |
| OAA | 0010 | 011 ? | ; | , | . | DAA-A, FLAGSiton |  |  |  |  |
| ANA ; | 1010 | 0 s s | $\vdots$ | $!$ | $1$ | $\begin{aligned} & (S S S)-T M P) \\ & (A) \rightarrow A C T \end{aligned}$ |  | (9) | (ACT) + (TMP) ${ }^{\text {a }}$ ( ${ }^{\text {a }}$ |  |
| ANA M | 1010 | $01 \pm 0$ | $\begin{aligned} & \text { PC OUT } \\ & \text { STATUS } \end{aligned}$ | $\mathrm{PC}=\mathrm{PC}+\cdots$ | INST-TMPAR | (A)-ACT |  | HL OUT STATUSIG | DATA | - TMAP. |



| MMEMAONIC | OP cooe |  | Ma $\{31$ |  |  |  |  | M2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{O}_{7} \mathrm{D}_{8} \mathrm{O}_{5} \mathrm{O}_{4}$ | $\mathrm{O}_{3} \mathrm{D}_{2} \mathrm{O}_{1} \mathrm{O}_{0}$ | T1 | T3（4） | T3 | T4 | T5 | T1 | $\mathrm{T}^{\text {［2］}}$ | T3 |
| ANN crea | 1110 | 0110 | PCOUT <br> STATUS | $\mathrm{m}=\mathrm{PC}+\mathrm{P}$ | INST－TMP／IR | （A）－ACT |  | 『币 Our STATUSiG | $P \mathrm{C}=\mathrm{PC}+1 \quad 82$ | －TMP |
| xat ${ }^{\text {r }}$ | 1010 | 155 | ＋ | $\downarrow$ | $\lambda$ | $\begin{aligned} & (A) \rightarrow A C T \\ & (S S S I \rightarrow T M \end{aligned}$ |  | ［9］ |  |  |
| XRA M | 1010 | $11+0$ |  |  |  | （A）＝ACT |  | HL OUT STATUS［6 | OATA． | －7419 |
| X ${ }^{\text {ata }}$ dete | 1110 | 11 10 |  |  |  | （A）－ACT |  | PC OUT STATUS16 | PC＝9 ${ }^{\text {C }}+1$ 1 | － 7 M |
| OPA， | 1011 | 0 s s |  |  |  | $\begin{aligned} & \text { (A)=ACT } \\ & \text { (SSSH-TMF } \end{aligned}$ |  | （9） | （ACTI + TMMP $\rightarrow$ A |  |
| ORA M | 101 | 0110 |  |  |  | （A）－ACT |  | HL OUT STATUSi ${ }^{(8)}$ | OATA ${ }_{\text {T }}^{\text {T }}$ TMM |  |
| Ontata | 1 1 1 1 | 0110 |  |  |  | （A）－ACT |  | $\begin{aligned} & \text { PC OUT } \\ & \text { STATUSIG! } \end{aligned}$ | $P C=P C+1 \quad 32 \xrightarrow{\rightarrow} \rightarrow T A F$ |  |
| Crap r | 1011 | 1 s S S |  |  |  | $\begin{aligned} & \text { (, a)-ACT } \\ & \text { (Sssi-TMW } \end{aligned}$ |  | ［91 | （ACTI－（TMPI，FLAGS |  |
| CMP M | 1011 | 1 1 10 |  |  |  | （A）－ACT |  | hLOUT STATUSi61 | QATA |  |
| CPI date | ； 11 | 1110 |  |  |  | （A）－ACT |  | $\begin{aligned} & \text { PC OUT } \\ & \text { STATUSG } \end{aligned}$ | $P C=P C+1 \quad$ BZ |  |
| HLC | 0000 | 0 1 11 |  | ； | ． | （A）－ALU HOTATE |  | ＇ 9 | ALU $\rightarrow$ A，CY |  |
| A ${ }^{\text {c }}$ | 0000 | 1111 |  |  |  | $\begin{aligned} & \text { IAFALE } \\ & \text { ROTATE } \end{aligned}$ |  | ［ 1 | ALU－A，CY |  |
| AAL | 0001 | 0111 | $!$ | ． |  | $\begin{aligned} & \text { lab, cY-ALU } \\ & \text { ROTATE } \end{aligned}$ |  | 191 | ALU－A．CY |  |
| 9AR | $0 \% 01$ | 1111 | ＇ |  |  | $\begin{aligned} & \text { (A) CY,CYALU } \\ & \text { ROTATE } \end{aligned}$ |  | （9） | ALU－A，Cr |  |
| CMA | 0015 | ¢ 111 | ！ |  |  | $(\overline{\bar{A}})$ |  |  |  |  |
| CMC | 0011 | 1111 | 1 |  |  | $\overline{\mathrm{Cy}} \mathrm{C}$ |  |  |  |  |
| STC | 0011 | 0111 | i |  |  | i－cy |  |  |  |  |
| JNP ador | 1100 | $\begin{array}{llll} 9 & 1 & 1 \end{array}$ | 1 |  |  | $x$ |  | PC OUT STATUS偣 | $P C=P C+1 \quad 82+2$ |  |
| teond $200 \mathrm{ra}^{(1771}$ | 11 Cc | 6010 | ！ | － |  | JUDGE CONOTTION |  | $\begin{aligned} & \text { PC OUT } \\ & \text { \$TATUSİ } \end{aligned}$ | $P C+P C+1 \quad 82-i=2$ |  |
| CALL stor | 1100 | $1.101$ | ＇ |  |  | SP－Sp－ 1 |  | PCOUT 5TATUS！ 여 | $\mathrm{PC}=P \mathrm{C}+1 \quad \mathrm{~B}+\frac{\mathrm{L}}{\mathrm{~L}} \mathrm{Z}$ |  |
| C conod asar 1 ［7］ | 1160 | 6100 | ： | 1 |  | JUDGE CONDITION IF TRUE，SP＝SP－1 |  | PCOUT STATUSIG | $P C=P C+1 \quad$ E2 $+-Z$ |  |
| RET | 1100 | $1001$ | ； | ． | $\square$ | x |  | $\begin{aligned} & \text { SP OUT } \\ & \text { STATUSITGt } \end{aligned}$ | $S P=S P+1$ OATA +2 |  |
| A cond midri ${ }^{\text {a }}$ 7 | $t$ f c c | 0000 |  |  | INST $\rightarrow$ TMP／IR | JUOGE CONDITION（ $\ddagger \pm 1$ |  | SP OUT STATUSI15 | $S P=S P \cdot 1 \quad O A T A \frac{1}{1}=Z$ |  |
| A5T： | $1 T N N$ | $\begin{array}{llll} N & 1 & 1 \\ \hline \end{array}$ |  |  | O－W ${ }_{\text {NST－TMPfin }}$ | SP＝SP－1 |  | ${ }^{5}$ OUT <br> STATUSIE ${ }^{1}$ | SP＝SP－ $1 \quad$ IPCH $\underset{\text { OATA BuS }}{ }$ |  |
| ${ }^{\text {PCPNL }}$ | 1110 | 1001 |  |  | INST－TMPIIP |  |  |  |  |  |
| PUSH id | 11 \％ | 0101 |  |  |  | SP $\times$ SP－ 1 |  | SP OUT ST ATUSilel | $S P=5 P-1 \quad(T h \mid-D A T A B U S$ |  |
| Pasit Psw | 1121 | $0101$ | سبـ |  |  | SP $=$ SP－ 1 |  | $\begin{aligned} & \text { SP OUT } \\ & \text { STATUS[1* } \end{aligned}$ | $S P=S P+1 \quad(A)-D A T A B U S$ |  |
| pop ro | 1 1 R ${ }^{\text {p }}$ | 0001 |  |  |  | $x$ |  | $\begin{aligned} & \text { SP OUT } \\ & \text { STATUSt } 151 \end{aligned}$ | $S P=\$ P+\uparrow \quad \text { DATA }$ |  |
| POP PSW | $1 \dagger 11$ | 0001 |  |  |  | $x$ |  | SPOUT STATUSi13： | $5 P=* S P+1 \text { OATA }+ \text { FLAGS }$ |  |
| XTHL | 1710 | 0011 |  | ． |  | $\times$ |  | $\begin{aligned} & \text { Sp OUT } \\ & \text { STATUSI } 151 \end{aligned}$ | $\begin{array}{lll} \hline S^{f}=S P+1 & \text { OATA } & -Z \\ \hline \end{array}$ |  |
| IN pert | $\begin{array}{llll} 1 & 1 & 0 & 1 \end{array}$ | $1011$ |  |  |  | $\mathrm{x}$ |  | PC OUT STATUSIG | $P C=P C+1 \quad$ 日 $2-2, w$ |  |
| OUT pont | 1101 | 00,1 |  |  |  | $x$ |  | PC OUT STATUS ${ }^{(8)}$ | $P C=P C+1 \quad 32+2 . W$ |  |
| Et | 1 3 ： 1 | 101 |  |  | ！ | SET INTE F／F |  |  |  |  |
| Ot | $1: 11$ | 00011 |  |  |  | RESET INTEF／F |  |  |  |  |
| HLT | 0111 | 0710 | ＋ | ， | ＇ | $\times$ |  | PC OUT <br> STATUS | HALT MOOE ${ }^{\text {（20］}}$ |  |
| H0P | 0000 | 0000 | PC OUT STATUS | $P C=P C+1$ | INST－TMPIFA | $\times$ |  |  |  | － |


| M |  |  | ma |  |  | MS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 52 ${ }^{\text {[2] }}$ | T3 | r | $\mathrm{r}^{[2]}$ | r 7 | t | 12 ${ }^{(7)}$ | 13 | 14 | T ${ }^{\text {P }}$ | . |  |
| 194 | [ACH + ITMPIEA |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| (9) | (ACTI - TM Mita |  |  | . |  |  |  |  |  |  |  |  |
| (\% |  |  |  |  |  |  |  |  |  |  |  |  |
|  | , |  |  |  |  |  |  |  |  |  |  |  |
| '9 | (ACTI*TMPP*-A |  |  |  |  |  |  |  |  |  |  |  |
| (9) |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| 19 | \|ACTI-ITMPI: FLAGS |  |  |  |  |  |  |  |  | - |  |  |
| (91 | (ACT)-1TMP): FLACS |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | . |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { PCOUT } \\ & \text { STATUS[BI } \end{aligned}$ | $P C=P C+1 \quad 83-$ |  |  |  |  |  |  |  |  |  | WZ OUT ${ }_{\text {STAT }}$ | ( W Z ) $+1-\mathrm{PC}$ |
| PC OLT starusid | PG = PC + ${ }^{\text {P }}$ 33 |  |  | $\cdot$ |  |  |  |  |  |  | WZ OUT STATUS[11,12] | Fwzl $+1 \rightarrow$ PC |
| $\begin{aligned} & \text { PCOUT } \\ & \text { STATUSIA } \end{aligned}$ | PC $=$ PC * $\ddagger 83$ |  | SP OUT STATUSIt | $\begin{gathered} C H 1- \\ -5 P . \end{gathered}$ | ta zus | Sp OUT STATUSI 19 | (PCL) | ta Bus |  |  | WZ OUT STATUS[1] | (W2] + t $\rightarrow$ PC |
| PCOUT STATUS(8) | PC * PC * - as |  | $\begin{aligned} & \text { Sp OUT } \\ & \text { STATUS } 181 \end{aligned}$ | $C_{-5+1}$ | fa Bus | $\begin{aligned} & \text { SP OUT } \\ & \text { STATUSIG } \end{aligned}$ | (PCL) | ta sus |  |  | $\begin{aligned} & \text { WZ OUTT } \\ & \text { STATUS } 11,121 \end{aligned}$ | (Wz) $+1-\mathrm{PC}$ |
| $\begin{aligned} & \text { Sp OUT } \\ & \text { STATUSITH } \end{aligned}$ | SP \% SP + 1 DATA |  |  |  |  |  |  |  |  |  | wzourt STATus | (wz) + 1-A |
| sp out STATUSI 1 is | SP-SP + 1 OATA |  |  |  |  |  |  |  |  |  | wz out TATUS[13.22! | (wz) $+1-\mathrm{PC}$ |
|  | ITMP = OONANAGOON - tPCu- |  |  |  |  |  |  |  |  |  | wZ OUT STATUS[1t] | $\mathrm{W} Z \mathrm{Z}+\mathrm{t} \rightarrow \mathrm{C}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 AUT STATUS[16 |  | TA |  |  |  |  |  |  |  |  |  |  |
| sp out 57ATLSt16] | F LACSS | fa |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { SP OUT } \\ & \text { \$TATUSis } \end{aligned}$ | SP-SP + 1 OATA |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { SPOUT } \\ & \text { STATUS\|151 } \end{aligned}$ | SP $=$ SP + 1 data |  |  |  |  |  |  |  |  |  | - |  |
| $\begin{aligned} & \text { SpOUT } \\ & \text { STATUS }(\text { tS }) \end{aligned}$ | dATA |  | sp out STATUSI ${ }^{16 t}$ | - | TA Jus | $\begin{aligned} & \text { Sp OUT } \\ & \text { STATUSis } \end{aligned}$ | IU- | TA 日us | (wz) | +14 |  |  |
| $\begin{aligned} & \text { WZOUT } \\ & \text { STATUSIII } \end{aligned}$ | OATA |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { WZOUT } \\ & \text { TTATUS } 1 \text { I\& } \end{aligned}$ |  | A |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | , |  |  |  | , |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

NOTES:

1. The first memory cycle (M1) is always an instruction fetch; the first (or only) byte, containing the op code, is fetched during this cycle.
2. If the READY input from memory is not high during T2 of each memory cycle, the processor will enter a wait state (TW) until READY is sampled as high.
3. States T4 and T5 are present, as required, for operations which are completely internal to the CPU. The contents of the internal bus during T4 and T5 are available at the data bus; this is designed for testing purposes only. An " $X$ " denotes that the state is present, but is only used for such internal operations as instruction decoding.
4. Only register pairs $\mathrm{r} p=\mathrm{B}$ (registers B and C ) or $\mathrm{r} p=\mathrm{D}$ (registers D and E) may be specified.
5. These states are skipped.
6. Memory read sub-cycles; an instruction or data word will be read.
7. Memory write sub-cycle.
8. The READY signal is not required during the second and third sub-cycles (M2 and M3). The HOLD signal is accepted during M2 and M3. The SYNC signal is not generated during M 2 and M 3 . During the execution of DAD, M2 and M3 are required for an internal register-pair add; memory is not referenced.
9. The results of these arithmetic, logical or rotate instructions are not moved into the accumulator ( $A$ ) until state T2 of the next instruction cycle. That is, $A$ is loaded while the next instruction is being fetched; this overlapping of operations allows for faster processing.
10. If the value of the least significant 4-bits of the accumulator is greater than 9 or if the auxiliary carry bit is set, 6 is added to the accumulator. If the value of the most significant 4-bits of the accumulator is now greater than 9 , or if the carry bit is set, 6 is added to the most significant 4-bits of the accumulator.
11. This represents the first sub-cycle (the instruction fetch) of the next instruction cycle.
12. If the condition was met, the contents of the register pair $W Z$ are output on the address lines $\left(A_{0-15}\right)$ instead of the contents of the program counter (PC).
13. If the condition was not met, sub-cycles M4 and M5 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the next instruction cycle.
14. If the condition was not met, sub-cycles M2 and M3 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the next instruction cycle.
15. Stack read sub-cycle.
16. Stack write sub-cycle.
17. CONDITION

| $N Z-\operatorname{not} z e r o(Z=0)$ | 000 |
| :---: | :---: |
| $Z-z e r o(Z=1)$ | 001 |
| $N C-$ no carry $(C Y=0)$ | 010 |
| $C-\operatorname{carry}(C Y=1)$ | 011 |
| $P O-$ parity odd $(P=0)$ | 100 |
| $P E-$ parity even $(P=1)$ | 101 |
| $P-\operatorname{plus}(S=0)$ | 110 |
| $M-\operatorname{minus}(S=1)$ | 111 |

18. I/O sub-cycle: the I/O port's 8 -bit select code is duplicated on address lines $0.7\left(\mathrm{~A}_{0.7}\right)$ and $8.15\left(\mathrm{~A}_{8.15}\right)$.
19. Output sub-cycie.
20. The processor will remain idle in the halt state until an interrupt, a reset or a hold is accepted. When a hold request is accepted, the CPU enters the hold mode; after the hold mode is terminated, the processor returns to the halt state. After a reset is accepted, the processor begins execution at memory location zero. After an interrupt is accepted, the processor executes the instruction forced onto the data bus (usually a restart instruction).

| SSS or DDD | Value | rp | Value |
| :---: | :---: | :---: | :---: |
| $A$ | 111 | B | 00 |
| B | 000 | $D$ | 01 |
| $C$ | 001 | $H$ | 10 |
| $D$ | 010 | SP | 11 |
| E | 011 |  |  |
| $H$ | 100 |  |  |
| L | 101 |  |  |

This chapter will illustrate, in detail, how to interface the 8080 CPU with Memory and $1 / \mathrm{O}$. It will atso show the benefits and tradeoffs encountered when using a variety of system architectures to achieve higher throughput, decreased component count or minimization of memory size,

8080 Microcomputer system design lends itsetf to a simple, modular approach. Such an approach will yield the designer a reliable, high performance system that contains a minimum component count and is easy to manufacture and maintain.

The overail system can be thought of as a simple block diagram. The three (3) blocks in the diagram represent the functions common to any computer system.

CPU Module* Contains the Central Processing Unit, system timing and interface circuitry to Memory and $1 / O$ devices.

Memory Contains Read Only Memory (ROM) and Read/Write Memory (RAM) for program and data storage.

1/O Contains circuitry that allows the computer system to communicate with devices or structures existing outside of the CPU or Memory array.
for example: Keyboards, Floppy Disks, Paper Tape, etc.

There are three busses that interconnecr these biocks:
Data Bust A bi-directional path on which data can flow between the CPU and Memory or I/O.

Address Bus A uni-directional group of lines that identify a particular Memory location or I/Q device.

[^1]Control Bus A uni-directional set of signals that indicate the type of activity in current process.

Type of activities: 1. Memory Read
2. Memory Write
3. I/O Read
4. I/O Write
5. Interrupt Acknowiedge


Figure 3-1. Typical Computer System Block Diagram

## Basic System Operation

1. The CPU Module issues an activity command on the Controi Bus.
2. The CPU Module issues a binary code on the Address Bus to identify which particular Memory location or $1 / \square$ device will be invoived in the current process activity.
3. The CPU Module receives or transmits data with the selected Memory location or I/O device.
4. The CPU Moduie returns to (1) and issues the next activity command.

It is easy to see at this point that the CPU modute is the central element in any computer system.

The following pages will cover the detailed design of the CPU Module with the 8080 . The three Busses (Data, Address and Control) will be developed and the interconnection to Memory and I/O will be shown.

Design philosophies and system architectures presented in this manual are consistent with product development programs underway at INTEL for the MCS-80. Thus, the designer who uses this manual as a guide for his total system engineering is assured that all new developments in components and software for MCS-80 from INTEL will be compatible with his design approach.

## CPU Module Design

The CPU Module contains three major areas:

1. The 8080 Central Processing Unit
2. A Clock Generator and High Level Driver
3. A bi-directionai Data Bus Driver and System Control Logic

The following will discuss the design of the three major areas contained in the CPU Module. This design is presented as an alternative to the Intel ${ }^{\oplus} 8224$ Clock Generator and Intel 8228 System Controller. By studying the alternative approach, the designer can more clearly see the considerations involved in the specification and engineering of the 8224 and 8228 . Standard TTL components and Intel general purpose peripheral devices are used to implement
the design and to achieve operational characteristics that are as close as possible to those of the 8224 and 8228. Many auxiliary timing functions and features of the 8224 and 8228 are too complex to practically implement in standard components, so only the basic functions of the 8224 and 8228 are generated. Since significant benefits in system timing and component count reduction can be realized by using the 8224 and 8228 , this is the preferred method of implementation.

## 1. 8080 CPU

The operation of the 8080 CPU was covered in previous chapters of this manual, so little reference will be made to it in the design of the Module.

## 2. Clock Genesatos and High Leval Driver

The 8080 is a dynamic device, meaning that its internal storage eiements and logic circuitry require a timing reference (Clock), supplied by external circuitry, to refresh and provide timing control signals.

The 8080 requires two (2) such Ciocks. Their waveforms must be non-overlapping, and comply with the timing and levels specified in the 8080 A.C. and D.C. Characteristics, page 5-15.

## Clock Generator Design

The Clock Generator consists of a crystal controiled,


Figure 3-2. 8080 CPU interface


## Auxiliary Timing Signals and Functions

The Clock Generator can also be used to provide other signats that the designer can use to simplify large systern timing or the interface to dynamic memories.

Functions such as power-on reset, synchronization of external requests (HOLD. READY, etc.) and single step, could easily be added to the Clock Generator to further enhance its capabilities.

For instance, the 20 MHZ signal from the oscillator can be buffered so that it could provide the basis for communication baud rate generation.

The Clock Generator diagram also shows how to generate an advanced timing signal ( $\phi 1 \mathrm{~A}$ ) that is handy to use in clocking " $D$ " type flipflops to synchronize external requests. It can aiso be used to generate a strobe ( $\overline{\mathrm{STST}}$ ) that is the latching signal for the status information which is available on the Data Bus at the beginning of each machine cycle. A simple gating of the SYNC signal from the 8080 and the advanced $(\phi 1 A)$ will do the job. See Figure 3-3.
3. Bi-Directional Bus Driver and System Control Logic

The system Memory and I/O devices communicate with the CPU over the bi-directional Data Bus. The system Control Bus is used to gate data on and off the Data Bus within the proper timing sequences as dictated by the operation of the 8080 CPU . The data lines of the 8080 CPU , Memory and 1/O devices are 3 -state in nature, that is, their output drivers have the ability to be forced into a high-impedance mode and are, effectively, removed from the circuit. This 3state bus technique allows the designer to construct a systern around a single, eight (8) bit parallel, bi-directional Data Bus and simply gate the information on or off this bus by selecting or deselecting (3-stating) Memory and $1 / O$ devices with signals from the Controf Bus.

## Bi-Directional Data Bus Driver Design

The 8080 Data Bus (D7-DO) has two (2) major areas of concern for the designer:

1. Input Voltage level $\left(V_{I H}\right) 3.3$ volts minimum.
2. Output Drive Capability ( 1 OL ) 1.7 mA maximum.


Figure 3-5. 8080 System Control

The input level specification implies that any semiconductor memory or $1 / O$ device connected to the 8080 Data Bus must be able to provide a minimum of 3.3 volts in its high state. Most semiconductor memories and standard TTL I/O devices have an output capability of between 2.0 and 2.8 volts, obviously a direct connection onto the 8080 Data Bus would require pullup resistors, whose value should not affect the bus speed or stress the drive capability of the memory or I/O components.

The 8080A output drive capability ( $I_{\mathrm{OL}}$ ) 1.9 mA max. is sufficient for small systems where Memory size and 1/O requirements are minimal and the entire system is contained on a single printed circuit board. Most systems however, take advantege of the high-performance computing power of the 8080 CPU and thus a more typical system would require some form of buffering on the 8080 Data Bus to support a larger array of Memory and I/O devices which are liksly to be on separate boards.

A device spacificaily designed to do this buffering function is the INTEL 8216, a (4) four bit bi-directional bus driver whose input voltaga level is compatible with standard TTL devices and semiconductor memory components, and has output drive capability of 50 mA . At the 8080 side, the 8216 has a "high" output of 3.65 volts that not only meets the 8080 input spec but provides the designer with a worse case 350 mV noise margin.

A pair of 8216's are connected directly to the 8080 Data Bus (D7.00) as shown in figure 3-5. Note that the DBIN signal from the 8080 is connected to the direction control input (DIEN) so the correct flow of data on the bus is maintained. The chip select ( $\overline{C S}$ ) of the 8216 is connected to BUS ENABLE (BUSEN) to allow for DMA activities by deselecting the Data Bus Buffer and forcing the outputs of the 8216's into their high impedance ( 3 -state) mode. This allows other devicas to gain access to the data bus (DMA).

## System Control Logic Design

The Control Bus maintains discipline of the bi-directional Data Bus, that is, it determines what type of device will have access to the bus (Memory or $1 / \mathrm{O}$ ) anci generates signals to assure that these devices transfer Data with the 8080 CPU within the proper timing "windows' as dictated by the CPU operational characteristics.

As described previously, the 8080 issues Status information at the beginning of each Machine Cyele on its Data Bus to indicate what operation will take place during that cycle. A simple (8) bit latch, tike an INTEL ${ }^{\circ} 8212$, connected directly to the 8080 Data Bus (D7.D0) as shown in figure 3.5 will store the

Status information. The signal that loads the data into the Status Latch comes from the Clock Generator, it is Status Strobe ( $\overline{\text { STSTB }}$ ) and occurs at the start of each Machine Cycle.

Note that the Status batch is connected onto the 8080 Data Bus (D7-D0) before the Bus Buffer. This is to maintain the integrity of the Data Bus and simplify Control Bus timing in DMA dependent environments.

As shown in the diagram, a simple gating of the outputs of the Status Latch with the DBIN and $\overline{W R}$ signats from the 8080 generate the (4) four Control signals that make up the basic Control Bus.

These four signals: 1. Memory Read ( $\overline{\mathrm{MEMF}}$ )
2. Memory Write (MEM W)
3. $1 / O$ Read $(\overline{I / O \bar{R})}$
4. I/O Write $(\overline{1 / O W})$
connect directly to the MCS- 80 component "family" of ROMs, RAMs and I/O devices.

A fifth signal, Interrupt Acknowiedge (INTA) is added to the Controf Bus by gating data off the Status Latch with the DBIN signal from the 8080 CPU. This signal is used to enable the Interrupt instruction Port which holds the RST instruction onto the Data Bus.

Other signals that are part of the Control Bus such as WO. Stack and M1 are present to aid in the testing of the System and also to simplify interfacing the CPU to dynamic memories or very large systems that require several levels of bus buffering.

## Address Buffer Design

The Address Bus (A15-A0) of the 8080 , like the Data Bus, is sufficient to support a small system that has a moderate size Mernory and I/O structure, confined to a single card. To expand the size of the system that the Address Bus can support a simple buffer can be added, as shown in figure 3-6. The INTEL 8212 or 8216 is an excellent device for this function. They provide low input loading ( .25 mA ), high output drive and insert a minimal delay in the System Timing.

Note that BUS ENABLE (BUSEN) is connected to the buffers so that they are forced into their highimpedance (3-state) mode during DMA activities so that other devices can gain access to the Address Bus.

## INTERFACING THE 8080 CPU TO MEMORY AND I/O DEVICES

The 8080 interfaces with standard semiconductor Memory components and I/O devices. In the previous text the proper control signals and buffering were developed which will produce a simple bus system similar to the basic system example shown at the beginning of this chapter.

In Figure $3-6$ a simple, but exact 8080 typical system is shown that can be used as a guide for any 8080 system, regardless of size or complexity. It is a "three bus" archi. tecture, using the signals developed in the CPU module.

Note that Memory and I/O devices interface in the same manner and that their isolation is only a function of the definition of the Read-Write signals on the Control Bus. This allows the 8080 system to be configured so that Mem. ory and $1 / 0$ are treated as a single array (memory mapped I/O) for small systems that require high thruput and have less than 32 K memory size. This approach will be brought out later in the chapter.

## ROM INTERFACE

A ROM is a device that stores data in the form of Program or other information such as "look-up tabies" and is only read from, thus the term Read Only Memory. This type of memory is generally non-voiatile, meaning that when the power is removed the information is retained.

This feature eliminates the need for extra equipment like tape readers and disks to load programs initially, an important aspect in small system design.

Interfacing standard ROMs, such as the devices shown in the diagram is simple and direct. The output Data lines are connected to the bi-directional Data Bus, the Address inputs tie to the Address bus with possible decoding of the most significant bits as "chip selects" and the $\overline{\mathrm{MEMR}}$ signal from the Control Bus connected to a "chip select" or data buffer. Basicatly, the CPU issues an address during the first portion of an instruction or data fetch ( $T 1 \& T 2$ ). This value on the Address Bus selects a specific location within the ROM, then depending on the ROM's delay (access time) the data stored at the addressed location is present at the Data output lines. At this time (T3) the CPU Data Bus is in the "input Mode" and the control logic issues a Memory Read command ( $\overline{\mathrm{MEMR}}$ ) that gates the addressed gata on to the Data Bus.

## RAM INTERFACE

A RAM is a device that stores data. This data can be program, active "look-up tables," temporary values or external stacks. The difference between RAM and ROM is that data can be written into such devices and are in essence, Read/Write storage elements. RAMs do not hold their data when power is removed so in the case where Program or "took-up tables" data is stored a method to load


Figure 3-6. Microcomputer System

RAM memory must be provided, such as: Floppy Disk, Paper Tape, etc.

The CPU treats RAM in exactly the same manner as ROM for addressing data to be read. Writing data is very similar; the RAM is issued an address during the first portion of the Memory Write cycle ( $T 1 \& T 2$ ) in $T 3$ when the data that is to be written is output by the CPU and is stable on the bus an $\overline{M E M W}$ command is generated. The $\overline{M E M W}$ signal is connected to the R/W input of the RAM and strobes the data into the addressed location.

In Figure 3-7 a typical Memory system is illustrated to show how standard semiconductor components interface to the 8080 bus. The memory array shown has 8 K bytes (8 bits/byte) of ROM storage, using four Intel ${ }^{9} 8216$ As and 512 bytes of RAM storage, using Inted 8111 static RAMs. The basic interface to the bus structure detailed here is common to almost any size memory. The only addition that might have to be made for larger systems is more buffers (8216/8212) and decoders (8205) for generating "chip selects."

The memories chosen for this example have an access time of 850 nS (max) to illustrate that slower, economical devices can be easily interfaced to the 8080 with tittle effect on performance. When the 8080 is operated from a clock generator with a tCY of 500 nS the required memory access time is Approx. 450-550 nS. See detailed timing specification Pg. 5-16. Using memory devices of this sperd such as Intel $8308,8102 \mathrm{~A}, 8107 \mathrm{~A}$, etc. the READY input to the 8080 CPU can remain "high" because no "wait" states are required. Note that the bus interface to memory shown in Figure 3-7 remains the same. However, if slower memories are to be used, such as the devices illustrated ( $8316 \mathrm{~A}, 8111$ ) that have access times slower than the minimun requirement a simple logic control of the READY input to the 8080 CPU will insert an extra "wait state" that is equal to one or more clock periods as an access time "adjustment" delay to compensate. The effect of the extra "wait" state is naturally a slower execution time for the instruction. A single "wait" changes the basic instruction cycle to 2.5 microSeconds.


Figure 3-7. Typical Memory interface

## 1/O INTERFACE

## General Theory

As in any computer based system, the 8080 CPU must be able to communicate with devices or structures that exist outside its normal memory array. Devices like keyboards, paper tape, floppy disks, printers, displays and other controd structures are used to input information into the 8080 CPU and display or store the results of the computational activity.

Probably the most important and strongest feature of the 8080 Microcomputer System is the flexibility and power of its $1 / O$ structure and the components that support it. There are many ways to structure the I/O array so that it will "fit" the total system environment to maximize efficiency and minimize component count.

The basic operation of the I/O structure can best be viewed as an array of single byte memory locations that can be Read from or Written into. The 8080 CPU has special instructions devoted to managing such transfers (IN, OUT). These instructions generally isolate memory and $1 / O$ arrays so that memory address space is not effected by the I/O structure and the general concept is that of a simple transfer to or from the Accumulator with an addressed "PORT". Another method of $1 / O$ architecture is to treat the $1 / O$ structure as part of the Memory array. This is generally referred to as "Memory Mapped 1/O" and provides the designer with a powerful new "instruction set" devoted to $1 / O$ manipulation.


Figure 3-8. Memory/t/O Mapping.

## Isolated I/O

In Figure 3-9 the system control signals, previously detailed in this chapter, are shown. This type of $1 / O$ architecture separates the memory address space from the $1 / 0$ address space and uses a conceptually simple transfer to or from Accurnulator technique. Such an architecture is easy to understand because 1/O communicates only with the Accumulator using the IN or OUT instructions. Also because of the isolation of memory and I/O, the full address space ( 65 K ) is uneffected by $1 / O$ addressing.


Figure 3-9. Isolated 1/O.

## Memory Mapped 1/O

By assigning an area of memory address spsce as 1/O a powerful architecture can be developed that can manipulate 1/O using the same instructions that are used to manipulate memory locations. Thus, a "new" instruction set is created that is devoted to $1 / O$ handing.

As shown in Figure 3-10, new control signals are generated by gating the $\overline{\mathrm{MEMR}}$ and $\overline{\mathrm{MEMW}}$ signals with $\mathrm{A}_{15}$, the most significant address bit. The new $1 / O$ controt signals connect in exactly the same manner as isolated 1/O, thus the system bus characteristics are unchanged.

Ey assigning $A_{15}$ as the I/O "flag", a simple method of I/O discipline is maintained:

If $\mathrm{A}_{15}$ is a "zero" then Memory is active.
If $\mathrm{A}_{15}$ is a "one" then $\mathrm{t} / \mathrm{O}$ is active.
Other address bits can also be used for this function. $A_{15}$ was chosen because it is the most significant address bit so it is easier to control with software and because it still allows memory addressing of 32 K .

1/O devices are still considered addressed "ports" but instead of the Accumulator as the only transter medium any of the internal registers can be used. All instructions that could be used to operate on memory locations can be used in I/O.

Examples:

| MOVr, M | (Input Port to any Register) |
| :--- | :--- |
| MOV M, r | (Output any Register to Port) |
| MVI M | (Output immediate data to Port) |
| LDA | (Input to ACC) |
| STA | (Output from ACC to Port) |
| LHLD | (16 Bit Input) |
| SHLD | (16 Bit Output) |
| ADO M | (Add Port to ACC) |
| ANA M | ("AND" Port with ACC) |

It is easy to see that from the list of possible "new" instructions that this type of $1 / O$ architecture could have a drastic effect on increased system throughput. It is conceptually more difficult to understand than isolated 1/O and it does limit memory address space, but Mernory Mapped 1/O can mean a significant increase in overall speed and at the same time reducing required program memory area.


Figure 3-10. Memory Mapped 1/O.

## 1/O Addressing

With both systems of $1 / 0$ structure the addressing of each device can be configured to optimize efficiency and reduce component count. One method, the most common, is to decode the address bus into exclusive "chip selects" that enable the addressed 1/O device, similar to generating chipselects in memory arrays.

Another method is called "linear select". In this method, instead of decoding the Address Bus, a singular bit from the bus is assigned as the exclusive enable for a specific I/O device. This method, of course, limits the number of $1 / O$ devices that can be addressed but eliminates the need for extra decoders, an important consideration in small system design.

A simple example illustrates the power of such a flexible 1/O structure. The first example illustrates the format of the second byte of the IN or OUT instruction using the Isolated I/O technique. The devices used are Intel ${ }^{\text {b }} 8255$ Programmabte Periphera! Interface units and are linear selected. Each device has three ports and from the format it can be seen that six devices can be addressed without additional decoders.

## EXAMPLE \#



Figure 3-1t. Isolated 1/0 - (Linear Select (8255)

```
Aprit, ig77
88006

The second example uses Memory Mapped I/O and linear select to show how thirteen devices (8255) can be addressed without the use of extra decoders. The format shown could be the second and third bytes of the LDA or STA instructions or any other instructions used to manipulate I/O using the Memory Mapped technique.

It is easy to see that such a flexible \(1 / O\) structure, that can be "tailored" to the overail system environment, provides the designer with a powerful tool to optimize efficiency and minimize component count.

EXAMPLE \#


Figure 3-12. Memory Mapped I/O - (Linear Select (8255)

\section*{1/O Interfacs Example}

In Figure 3.16 a typical I/O system is shown that uses a variety of devices ( 3212,8251 and 8255). It could be used to interface the peripherais around an intelligent CRT terminals; keyboards, display, and communication interface. Another application could be in a process controller to interface sensors, relays, and motor controls. The limitation of the application area for such a circuit is solely that of the designers imagination.

The \(1 / 0\) structure shown interfaces to the 8080 CPU using the bus architecture developed previously in this chapter. Either isolated or Memory Mapped techniques can be used, depending on the system 1/O environment.

The 8251 provides a serial data communication interface so that the system can transmit and receive data over communication links such as telephone lines.


0-0ATA 1 - COMMAND

Figure 3-13. 8251 Format.
The two (2) 8255s provide twenty four bits each of programmable 1/O data and control so that keyboards, sensors, paper tape, etc., can be interfaced to the system.


Figure 3-14. 8255 Format.

The three 8212s can be used to drive long lines or LED indicators due to their high drive capability. ( 15 mA )

figure 3-15. 8212 Format.

Addressing the structure is described in the formats illustrated in Figures 3-13, 3-14, 3-15. Linear Select is used so that no decoders are required thus, each device has an exclusive "enable bit".

The example shows how a powerful yet flexible \(1 / 0\) structure can be created using a minimum component count with devices that are all members of the 8080 Microcomputer System.


Figure 3-16. Typical 1/O Interface.

A computer, no matter how sophisticated, can only do what it is "told" to do. One "tells" the computer what to do via a series of coded instructions referred to as a Program. The reaim of the programmer is referred to as Software, in contrast to the Hardware that comprises the actual computer equipment. A computer's software refers to ail of the programs that have been written for that computer.

When a computer is designed, the engineers provide the Central Processing Unit (CPU) with the ability to perform a particular set of operations. The CPU is designed such that a specific operation is performed when the CPU control togic decodes a particular instruction. Consequently. the operations that can be performed by a CPU define the computer's Instruction Set.

Each computer instruction allows the programmer to initiate the performance of a specific operation. All computers implement certain arithmetic operations in their instruction set, such as an instruction to add the contents of two registers. Often logical operations (e.g., OR the contents of two registers) and register operate instructions (e.g., increment a register\} are included in the instruction set. A computer's instruction set will also have instructions that move data between registers, between a register and memory, and between a register and an I/O device. Most instruction sets also provide Conditionai Instructions. A conditional instruction specifies an operation to be performed only if certain conditions have been met; for example, jump to a particular instruction if the result of the iast operation was zero. Conditional instructions provide a program with a decision-making capability.

By logicaily organizing a sequence of instructions into a coherent program, the programmer can "tell" the computer to perform a very specific and useful function.

The computer, however, can only execute programs whose instructions are in a binary coded form (i.e., a series of 1 's and 0 's), that is called Machine Code. Because it would be extremely cumbersome to program in machine code, programming languages have been developed. There
are programs available which convert the programming language instructions into machine code that can be interpreted by the processor.

One type of programming language is Assembiy Language. A unique assembly language mnemonic is assigned to each of the computer's instructions. The programmer can write a program (called the Source Program) using these mnemonics and certain operands; the source program is then converted into machine instructions (called the Object Code). Each assembiy language instruction is converted into one machine code instruction (1 or more bytes) by an Assembler program. Assembly languages are usually machine dependent (i.e., they are usually able to run on only one type of computeri.

\section*{THE 8080 INSTRUCTION SET}

The 8080 instruction set inciudes five different types of instructions:
- Data Transfer Group-move data between registers or between memory and registers
- Arithmetic Group - add, subtract, increment or decrement data in registers or in memory
- Logical Group - AND, OR, EXCLUSIVE-OR, compare, rotate or complement data in registers or in memory
- Branch Group - conditional and unconditional jump instructions, subroutine call instructions and return instructions
- Stack, I/O and Machine Control Group - includes 1/O instructions, as well as instructions for maintaining the stack and internal control flags.

\section*{Instruction and Data Formats:}

Memory for the 8080 is organized into 8 -bit quantities, cailed Bytes. Each byte has a unique 16 -bit binary address corresponding to its sequential position in memory.

The 8080 can directly address up to 65.536 bytes of memory, which may consist of both read-only memory (ROM) elements and random-access memory (RAM) elements (read/ write memory).

Data in the 8080 is stored in the form of 8 -bit binary integers:

DATA WORD

When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the intel 8080, BIT 0 is referred to as the Least Significant Bit (LSB). and BiT 7 (of an 8 bit number) is referred to as the Most Significant Bit (MSB).

The 8080 program instructions may be one, two or three bytes in length. Multiple byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instructions. The exact instruction format will depend on the particular operation to be executed.


Three-Byte Instructions


\section*{Addressing Modes:}

Often the data that is to be operated on is stored in memory. When muiti-byte numeric data is used, the data, bike instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8080 has four different modes for addressing data stored in memory or in registers:
- Direct - Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the low-order bits of the address are in byte 2, the high-order bits in byte 3).
- Register - The instruction specifies the register or register-pair in which the data is located.
- Register Indirect - The instruction specifjes a reg. 2-52 ister-pair which contains the memory
address where the data is located (the high-order bits of the address are in the first register of the pair, the low-order bits in the second).
- Immediate - The instruction contains the data itself. This is either an 8 -bit quantity or a 16 -bit quantity (least significant byte first, most significant byte second).
Unless directed by an interrupt or branch instruction, the execution of instructions procseds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:
- Direct - The branch instruction contains the address of the next instruction to be executed. (Except for the 'RST' instruction, byte 2 contains the low-order address and byte 3 the high-order acdress.)
- Register indirect - The branch instruction indicates a register-pair which contains the address of the next instruction to be executed. (The high-orcter bits of the address are in the first register of the pair, the low-order bits in the second.)
The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit fieid.

\section*{Condition Flags:}

There are five condition flags associated with the execution of instructions on the 8080. They are Zero, Sign, Parity, Carry, and Auxiliary Carry, and are each represented by a 1 -bit register in the CPU. A flag is "set" by forcing the bit to 1 : "reset" by forcing the bit to 0 .

Uniess indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

Zero: If the result of an instruction has the value 0 , this flag is set: otherwise it is reset.

Sign: If the most significant bit of the result of the operation has the value 1 , this flag is set: otherwise it is reset.

Parity: If the modulo 2 sum of the bits of the result of the operation is 0 , (i.e., if the result has even parity), this flag is set; otherwise it is reset (i.e., if the result has odd parity).
Carry: If the instruction resulted in a carry (from addition), or a borrow (from subtraction or a comparison) out of the highorder bit, this flag is set; otherwise it is reset.

Auxiliary Carry: If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the auxiliary carry is set; otherwise it is reset. This flag is affected by single precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and increments preceding a DAA (Decimal Adjust Aceumulator) instruction.

Symbols and Abbreviations:
The following symbols and abbreviations are used in the subsequent description of the 8080 instructions:

\section*{SYMBOLS MEANING}
accumulator Register \(A\)
addr \(\quad\) 16-bit address quantity
data \(\quad 8\)-bit data quantity
data 16 t6-bit data quantity
byte 2 The second byte of the instruction
byte 3 The third byte of the instruction
port \(\quad 8\)-bit address of an \(1 / Q\) device
\(r, r 1, r 2\) One of the registers \(A, B, C, D, E, H, L\)
ODD,SSS The bit pattern designating one of the registers \(A, B, C, D, E, H, L\) (DOD=destination, SSS= source):
\begin{tabular}{cc} 
DDD or SSS & REGISTER NAME \\
111 & A \\
000 & B \\
001 & C \\
010 & D \\
011 & E \\
100 & H \\
101 & L
\end{tabular}

One of the register pairs:
\(B\) represents the B,C pair with \(B\) as the highorder register and \(C\) as the low-order register;
D represents the \(D, E\) pair with \(D\) as the highorder register and \(E\) as the low-order register;
\(H\) represents the \(H, L\) pair with \(H\) as the highorder register and \(L\) as the low-order register; SP represents the 16 -bit stack pointer register.

RP The bit pattern designating one of the register pairs B, D, H,SP:
\begin{tabular}{cc} 
RP & REGISTER PAIR \\
00 & B-C \\
01 & D-E \\
10 & H-L \\
11 & SP
\end{tabular}

Aorti, 1977 88 cob
\(\left.\begin{array}{ll}\text { rh } & \begin{array}{l}\text { The first (high-order) register of a designated } \\ \text { register pair. }\end{array} \\ \text { The second (low-order) register of a desig- } \\ \text { nated register pair. }\end{array}\right\}\)

\section*{Description Format:}

The following pages provide a detailed description of the instruction set of the 8080 . Each instruction is described in the following manner:
1. The MAC 80 assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the left side of the first line.
2. The name of the instruction is enclosed in parenthesis on the right side of the first line.
3. The next line(s) contain a symbotic description of the operation of the instruction.
4. This is followed by a narative description of the operation of the instruction.
5. The following line(s) contain the binary fields and patterns that comprise the machine instruction.
6. The last four lines contain incidental information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruc. tion has two possible execution times, as in a Conditional Jump, both times will be listed, separated by a slash. Next, any significant data addressing modes (see Page 4-2) are listed. The last line lists any of the five Flags that are affected by the execution of the instruction.

\section*{Data Transfer Group:}

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, 2 (Move Register)
(r1) - (r2)
The content of register r 2 is moved to register r 1 .
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 0 & 1 & \(D\) & \(D\) & \(D\) & \(S\) & \(S\) \\
\hline \multicolumn{5}{|c|}{} & \(S\) \\
\hline & Cycles: & 1 \\
States: & 5 \\
Addressing: & register \\
Flags: & none
\end{tabular}

MOV \(\boldsymbol{r}, \mathrm{M}\)
(Move from memory)
(r) \(-(\mathrm{CH})(\mathrm{L}))\)

The content of the memory location, whose address is in registers \(\mathbf{H}\) and \(L\), is moved to register \(r\).
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & \(D\) & \(D\) & \(D\) & 1 & 1 & 0 \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: reg, indirect
Flags: none

MOV M, \(r\) (Move to memory)
\(((\mathrm{H})(\mathrm{L}))-(r)\)
The content of register \(r\) is moved to the memory tocation whose address is in registers \(H\) and L .


MVI r, data
(Move Immediate)
(r) - (byte 2)

The content of byte 2 of the instruction is moved to register \(r\).
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\
\hline \multicolumn{7}{|c|}{ data } \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: immediate
Flags: none

MVI M, data (Move to memory immediate)
\((\mathrm{H})(\mathrm{L})\) - (byte 2)
The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and \(L\).
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\
\hline \multicolumn{8}{|c|}{ data } \\
\hline
\end{tabular}

Cycies: 3
States: 10
Addressing: immed./reg. indirect
Flags: none

LXI \(\rho\) p, data 16 (Load register pair immediate)
\(\left(\right.\) rh) \(\_\)(byte 3).
(ri) - (byte 2)
Byte 3 of the instruction is moved into the high-order register ( r ) ) of the register pair rp. Byte 2 of the instruction is moved into the low-order register ( r ) of the register pair rp.
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 0 & 0 & \(R\) & \(P\) & 0 & 0 & 0 \\
\hline \multicolumn{5}{|c|}{} \\
\hline \multicolumn{6}{|c|}{ low-order data } \\
\hline high-order data \\
Cycles: 3 \\
States: 10 \\
Addressing: immediate \\
Flags: none
\end{tabular}
(A) ((byte 3) (byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A .
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 1 & 1 & 0 & 1 \\
\(c \mid\) & 0 \\
\hline \multicolumn{6}{c|}{ low-order addr } \\
\hline \multicolumn{6}{c|}{ high-order addr } \\
\hline
\end{tabular}

Cycles: 4
States: 13
Addressing: direct
Flags: none

STA addr (Store Accumulator direct)
((byte 3)(byte 2)) ———
The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \\
\multicolumn{6}{|c|}{} & 1 & 0 \\
\hline \multicolumn{7}{c|}{ low-order addr } \\
\hline \multicolumn{6}{|c|}{ nigh-order addr } \\
\hline
\end{tabular}

Cycles: 4
States: 13
Addressing: direc̣t
Flags: none

\section*{LHLD addr}
(Load \(H\) and \(L\) direct)
(L) ( (byte 3) (byte 2))
\((\mathrm{H})\) - ( (byte 3)(byte 2) +1 )
The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register \(L\). The content of the memory location at the succeeding address is moved to register H .
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\
\hline \multicolumn{7}{|c|}{ low-order addr } \\
\hline \multicolumn{7}{|c|}{ high-order addr } \\
\hline
\end{tabular}

SHLD addr (Store \(H\) and \(L\) direct)
((byte 3) (byte 2)) - (L)
( (byte 3)(byte 2) +1 ) \(-(\mathrm{H})\)
The content of register \(L\) is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.


The content of the memory location, whose address is in the register pair rp, is moved to register \(A\). Note: only register pairs rp \(=\mathrm{B}\) (registers B and C ) or \(\mathrm{rp}=\mathbf{0}\) (registers D and E) may be specified.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & \(R\) & \(P\) & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none
STAX ip (Store accumulator indirect)
\(((r p))-(A)\)
The content of register \(A\) is moved to the memory location whose address is in the register pair rp. Nore: only register pairs \(\mathrm{r} p=\mathrm{B}\) (registers B and C ) or \(\mathrm{r} p=\mathrm{D}\) (registers D and E) may be specified.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & \(R\) & \(P\) & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

XCHG (Exchange H and L with D and E )
\((\mathrm{H}) \rightarrow\) (D)
\((L) \longrightarrow(E)\)
The contents of registers H and L are exchanged with the contents of registers \(D\) and \(E\).
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 0 & 1 & 0 & 1 & 1 \\
\hline
\end{tabular}

Cycles: 1
States: 4
Addressing: register
Flags: none

\section*{Arithmetic Group:}

This group of instructions performs arithmetic operations on data in registers and memory.

Uniess indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's compiement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADO r
(Add Register)
\((A)-(A)+(r)\)
The content of register \(r\) is added to the content of the accumulator. The result is placed in the accumulator.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 0 & 0 & 0 & \(s\) & \(s\) & \(s\) \\
\hline
\end{tabular}

Cycles: 1
States: 4
Addressing: register
Fiags: Z,S,P,CY,AC

ADD M (Add memory)
\((A)-(A)+(H)(L)\)
The content of the memory location whose address is contained in the \(H\) and \(L\) registers is added to the content of the accumulator. The result is placed in the accumulator.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}
Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

ADI data (Add immediate)
\((A)-(A)+(\) byte 2\()\)
The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
\hline \multicolumn{8}{|c|}{ data } \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: immediate
Flags: \(\quad Z, S, P, C Y, A C\)

SUB M
(Subtract memory)
\[
(A) \rightleftharpoons(A)-((H)(L))
\]

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

SUI data (Subtract immediate)
\((A)-(A)-\) (byte 2)
The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 \\
\hline \multicolumn{7}{c|}{} \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: immediate
Flags: \(\quad 2, S, P, C Y, A C\)

SB8 r
(Subtract Register with borrow)
\((A)-(A)-(r)-(C Y)\)
The content of register \(r\) and the content of the \(C Y\) flag are both subtracted from the accumulator. The result is placed in the accumblator.


S8I data
(Subtract immediate with borrow)
\((A)-(A)-\) (byte 2) - (CY)
The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.


INR r (Increment Register)
\((r)-(r)+1\)
The content of register \(r\) is incremented by one. Note: All condition flags except CY are affected.
\begin{tabular}{|l|l|l|l|l|lll|l|}
\hline 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

Cycles: 1
States: 5
Addressing: register
Flags: Z,S,P,AC

\section*{INR M (Increment memory)}
( H ) (L) \()\)
( 1 H
(L) \()+1\)

The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.


SBB M (Subtract memory with borrow)
\((A)-(A)-(H)(L))-(C Y)\)
The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.


DCR \(r\) (Decrement Register)
\((f)-(r)-1\)
The content of register \(r\) is decremented by one. Note: All condition flags except CY are affected.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 \\
\hline \multicolumn{6}{|c|}{} \\
Cycles: & 1 \\
States: & 5 \\
& Addressing: & register \\
& Flags: & Z,S,P,AC
\end{tabular}

DCR M (Decrement memory)
\((\mathrm{H})(\mathrm{L}))-(\mathrm{H})(\mathrm{L})-1\)
The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 0 & 1 & 0 & 1 \\
\hline
\end{tabular}

Cycles: 3
States: 10
Addressing: reg. indirect
Flags: Z,S,P,AC

INX rp (Increment register pair)
\((r h)(r i)-(r h)(r i)+1\)
The content of the register pair fp is incremented by one. Note: No condition flags are affected.
\begin{tabular}{|c|c|c|c|}
\hline 010 & \(R \quad P\) & 010 & 1 1 \\
\hline & Cycles: & 1 & \\
\hline & States: & 5 & \\
\hline & Addressing: & register & \\
\hline & Flags: & none & \\
\hline
\end{tabular}

\section*{DCX rp (Decrement register pair)}
(rh) (ri) - (rh) (rl) - 1
The content of the register pair rp is decremented by one. Note: No condition flags are affected.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & \(R\) & \(P\) & 1 & 0 & 1 & 1 \\
\hline
\end{tabular}
\begin{tabular}{rl} 
Cycles: & 1 \\
States: & 5 \\
Addressing: & register \\
Flags: & none
\end{tabular}

DAD rp (Add register pair to \(H\) and \(L\) )
\((\mathrm{H})(\mathrm{L})-(\mathrm{H})(\mathrm{L})+(\mathrm{m})(\mathrm{r})\)
The content of the register pair rp is added to the content of the register pair \(H\) and \(L\). The result is placed in the register pair \(H\) and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & \(R\) & \(P\) & 1 & 0 & 0 & 1 \\
\hline \multicolumn{6}{|c|}{} \\
Crcles: & 3 \\
States: & 10 \\
Addressing: & register \\
Flags: & CY
\end{tabular}
(Decimal Adjust Accumulator)
The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:
1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
2. If the value of the most significant 4 bits of the accumulator is now greater than 9 , or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.


Cycles: 1
States: 4
Flags: \(\quad Z, S, P, C Y, A C\)

\section*{Logical Group:}

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Uniess indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

ANA r (AND Register)
\((A)-\)
(A) \(\wedge(r)\)

The content of register \(r\) is togically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.


ANA M (AND memory)
\((A)-(A) \wedge(H)(L)\)
The contents of the memory location whose address is contained in the \(H\) and \(L\) registers is logically anded with the content of the accumulator. The result is placed in the accumułator. The CY flag is cleared.


ANI data
(AND immediate)
\((A) \longrightarrow(A) \wedge\) (byte 2)
The content of the second byte of the instruction is logically anded with the contents of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

\((A)-(A) \forall(r)\)
The content of register \(r\) is exclusive-or'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cteared.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 1 & 0 & 1 & \(S\) & \(S\) & \(S\) \\
\hline
\end{tabular}

Cycles: 1
States: 4
Addressing: registar
Fiags: Z,S,P,CY,AC
XRAM (Exclusive OR Memory)
\((\mathrm{A}) \longrightarrow(\mathrm{A}) \forall(\mathrm{H})(\mathrm{L}))\)
The content of the memory location whose address is contained in the \(H\) and \(L\) registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 1 & 0 & 1 & 1 & 1 & 0 \\
\hline
\end{tabular}

Cycies: 2
States: 7
Addressing: reg. indirect
Flags: \(\quad\) Z,S,P,CY,AC

XRI data (Exclusive OR immediate)
(A) — (A) \(\forall\) (byte 2)

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The \(C Y\) and AC tlags are cleared.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 \\
\hline \multicolumn{7}{c|}{ data } \\
\hline \multicolumn{7}{c|}{} \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

ORA r (OR Register)
\((A) \_(A) \vee(r)\)
The content of register \(r\) is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.


ORAM (OR memory)
\((A) —(A) \vee(H)(L))\)
The content of the memory location whose address is contained in the \(H\) and \(L\) registers is inclusive-OR'd with the content of the accumulator. The result is piaced in the accumulator. The CY and AC flags are cleared.


Cycles: 2
States: 7
Addressing: reg.indirect
Fiags: Z.S.P,CY,AC
ORI data (OR Immediate)
\((A)-(A) \vee\) (byte 2)
The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The \(C Y\) and AC flags are cleared.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\
\hline \multicolumn{7}{|c|}{ data } \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

\section*{CMP r (Compare Register)}
(A) \(-(\mathrm{r})\)

The content of register \(r\) is subtracted from the accumuiator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The \(\mathbf{Z}\) flag is set to 1 if \((A)=(r)\). The CY flag is set to 1 if \((\mathrm{A})<\) (r).
\begin{tabular}{|l|l|lll|l|l|l|l|}
\hline 1 & 0 & 1 & 1 & 1 & 1 & \(S\) & \(S\) & \(S\) \\
\hline & Cycles: & 1 \\
States: & 4 \\
& 4 \\
Addressing: & register \\
Fiags: & Z,S,P,CY,AC
\end{tabular}
(A) \(-(\mathrm{C})(\mathrm{L}))\)

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The aceumulator remains unchanged. The condition flags are set as a result of the subtraction. The \(Z\) flag is set to 1 if \((A)=((H)\) (L)). The CY flag is set to 1 if \((\mathrm{A})<(\mathrm{H})\) (L)).
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 1 & 1 & 1 & 1 & 1 & 0 \\
\hline
\end{tabular}

Cyctes: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

CPI data
(Compare immediate)
(A) - (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition fiags are set by the result of the subtraction. The \(Z\) flag is set to 1 if \((A)=\) (byte 2). The CY flag is set to 1 if (A) \(<\) (byte 2).
\begin{tabular}{|l|l|ll|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\
\hline \multicolumn{7}{c|}{ data } \\
\hline
\end{tabular}

Cycles: 2
States: 7
Addressing: immediate
Flags: \(\quad 2, S, P, C Y, A C\)

\section*{RLC (Rotate left)}
\[
\begin{aligned}
& \left(A_{n+1}\right)-\left(A_{n}\right):\left(A_{0}\right)-\left(A_{7}\right) \\
& (C Y)=\left(A_{7}\right)
\end{aligned}
\]

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Ondy the CY flag is affected.


RRC. (Rotate right)
\(\left(A_{n}\right)-\left(A_{n-1}\right) ;\left(A_{7}\right)=\left(A_{0}\right)\)
\((C Y)-\left(A_{0}\right)\)
The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

Cycies: 1
States: 4
Flags: CY

RAL (Rotate left through carry)
\(\left(A_{n+1}\right) \leftarrow\left(A_{n}\right):(C Y) \longrightarrow\left(A_{7}\right)\)
\(\left(A_{0}\right)-(C Y)\)
The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Onty the CY flag is affected.


RAR (Rotate right through carry)
\(\left(A_{n}\right)-\left(A_{n+1}\right) ;(C Y)-\left(A_{0}\right)\)
\(\left(A_{7}\right) \sim(C Y)\)
The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Oniy the CY flag is affected.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 0 & 0 & 1 & 1 & 1 & 1
\end{tabular}\(| 1\)

Cycies: 1
States: 4
Flags: CY

\section*{CMA (Complement accumulator)}
\((A)-\bar{A})\)
The contents of the accumuiator are complemented (zero bits become 1 . one bits become 0 ). No flags are affected.


CMC (Complement carry)
\((\mathrm{CY})-(\overline{\mathrm{CY}})\)
The CY flag is complemented. No other flags are affected.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular} \begin{tabular}{lll} 
Cycles: & 1 \\
& States: & 4 \\
Flags: & CY
\end{tabular}

\section*{STC (Set carry) \\ (CY) - 1 \\ The CY flag is set to 1 . No other flags are affected.}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 0 & 0 & & & & 1 & & 0 & 1 & 1 & 1 & & 1 & \\
\hline & & & & & cles: & & 1 & & & & & & \\
\hline & & & & & ates: & & 4 & & & & & & \\
\hline & & & & & lags: & & CY & & & & & & \\
\hline
\end{tabular}

\section*{Branch Group:}

This group of instructions alter normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the orogram counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may de specified are as follows:
\begin{tabular}{rl} 
CONDITION & CCC \\
\(N Z-\) not zero \((Z=0)\) & 000 \\
\(Z-\operatorname{zero}(Z=1)\) & 001 \\
\(N C-\) no carry \((C Y=0)\) & 010 \\
\(C-\operatorname{carry}(C Y=1)\) & 011 \\
\(P O-\) parity odd \((P=0)\) & 100 \\
\(P E-\) parity even \((P=1)\) & 101 \\
\(P-\) plus \((S=0)\) & 110 \\
\(M-\operatorname{minus}(S=1)\) & 111
\end{tabular}
JMP addr (Jump)
(PC) 廿 (byte 3) (byte 2)
Control is transferred to the instruction whose ad-Aortl, 1977
©ิ8cob

Ccondition addr
(Condition call)
If \((C C C)\),
\(((S P)-1) \leftarrow(P C H)\)
\(((S P)-2) \leftarrow(P C L)\)
\((S P) \backsim(S P)-2\)
\((P C) \leftarrow(\) byte 3\()\) (byte 2\()\)

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.


Cycles: 3/5
States: 11/17
Addressing: immediate/reg. indirect
Flags: none

RET (Return)
\[
\begin{aligned}
& (P C L)-((S P)) ; \\
& (P C H)-((S P)+11 ; \\
& (S P)-(S P)+2 ;
\end{aligned}
\]

The content of the memory location whose address is specified in register \(S P\) is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register \(S P\) is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.


Rcondition
(Conditional return)
if (CCC).
\((P C L)-((S P))\)
\((P C H)-((S P)+1)\)
\((S P) \backsim(S P)+2\)

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & \(c\) & \(c\) & \(c\) & 0 & 0 & 0 \\
\hline
\end{tabular}

Cycles: \(1 / 3\)
States: 5/11
Addressing: reg. indirect
Flags: none

RST \(n \quad\) (Restart)
\(((\mathrm{SP})-1)-(\mathrm{PCH})\)
\(((S P)-2)-(P C L)\)
\((S P)-(S P)-2\)
\((\mathrm{PC})-8 \cdot(\mathrm{NNN})\)
The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register \(S P\). The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.


Program Counter After Restart

PCHL (Jump \(H\) and \(L\) indirect - move \(H\) and \(L\) to \(P C\) )
\((\mathrm{PCH})-(\mathrm{H})\)
\((P C L)-(L)\)
The content of register H is moved to the high-order eight bits of register PC. The content of register \(L\) is moved to the low-order eight bits of register PC.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 0 & 1 & 0 & 0 & \(i\) \\
\hline
\end{tabular}

Cyctes: 1
States: 5
Addressing: register
Fiags: none

Stack, I/O, and Machine Control Group:

This group of instructions performs \(/ / 0\). manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.
PUSH rp \(\quad\) (Push)
\(((S P)-1) \longleftarrow(r h)\)
\(((S P)-2) \longleftarrow(r i)\)
\((S P) \longleftarrow(S P)-2\)

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP . The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Nota: Registar pair \(\mathrm{rp}=\mathbf{\$ P}\) may not be specified.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & \(R\) & \(P\) & 0 & 1 & 0 & 1 \\
\hline \multicolumn{6}{|c|}{} \\
Cycles: & 3 \\
States: & 11 \\
Addressing: & reg. indirect \\
Flags: & none
\end{tabular}

PUSH PSW (Push processor status word)
\(((S P)-1) \longrightarrow(A)\)
\(((S P)-2)_{0}-(C Y),((S P)-2)_{1}-1\)
\(((S P)-2)_{2}-(P), \quad((S P)-2)_{3} \leftarrow 0\)
\(((S P)-2)_{4}-(A C),((S P)-2)_{5}-0\)
\(((S P)-2)_{6}-(Z), \quad((S P)-2)_{7}-(S)\)
\((S P)-(S P)-2\)
The content of register \(A\) is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 \\
\hline
\end{tabular}

Cycles: 3
States: 11
Addressing! reg. indirect
Flags: none
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\(D_{7}\) & \(D_{6}\) & \(D_{5}\) & \(D_{4}\) & \(D_{3}\) & \(D_{2}\) & \(D_{1}\) & \(D_{0}\) \\
\hline\(S\) & \(Z\) & 0 & \(A C\) & 0 & \(P\) & 1 & \(C Y\) \\
\hline
\end{tabular}
\begin{tabular}{rl} 
POP rp & \((\) Pop \()\) \\
\((r f)\) & \(-((S P))\) \\
\((r h)\) & \(((S P)+1)\) \\
\((S P)\) & \((S P)+2\)
\end{tabular}

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory iocation, whose address is one more than the content of register SP, is moved to the highorder register of register pair rp . The content of register SP is incremented by 2. Note: Register pair \(\mathrm{pp}=\mathrm{SP}\) may not be specified.


The content of the memory location whose address is specified by the content of register SP is used to restore the condition ftags. The content of the memory location whose address is one more than the content of register \(S P\) is moved to register \(A\). The content of register \(S P\) is incremented by 2.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\
\hline
\end{tabular}

Cyctes: 3
States: 10
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

XTHL (Exchange stack top with \(H\) and \(L\) )
\((\mathrm{L}) \rightarrow(\) SP \()\)
\((\mathrm{H}) \rightarrow((S P)+1)\)
The content of the \(L\) register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 \\
\hline
\end{tabular}

Cycles: 5
States: 18
Addressing: reg. indirect
Flags: none

SPHL (Move HL to SP)
\((S P) \longrightarrow(H)\) (L)
The contents of registers \(H\) and \(L\) ( 16 bits) are moved to register SP.

\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 \\
\hline \multicolumn{8}{|c|}{ port } \\
\hline
\end{tabular}

Cycles: 3
States: 10

\section*{Addressing: direct}

Flags: none

\section*{OUT port \\ (Output) \\ (data) \(\rightarrow\) (A)}

The content of register \(A\) is placed on the eight bit bi-uirectional data bus for transmission to the specified port.


Cycles: 3
States: 10
Addressing: direct
Flags: none

El
(Enable interrupts)
The interrupt system is enabled following the execution of the next instruction.
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 \\
\hline
\end{tabular}

Cycles: 1
States: 4
Flags: none

01
(Disable interrupts)
The interrupt system is disabled immediately following the expecution of the Dl instruction.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & \(T\) & 1 & 1 & 0 & 0 & 1 \\
\hline
\end{tabular}

Cycles: 1
States: 4
Flags: none

HLT (Hait)
The processor is stopped. The registers and flags are unaffected.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}

Cycies: 1
States: 7
Flags: none

NOP (No op)
No operation is performed. The registers and flags are unaffected.
\begin{tabular}{ll|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}


NOTES. 1. ODO or SSS-000B-001C-010D-011E-100H-101L-110 Memory - 111 A .
2. Two oossible cycle times, (5/11) indicate instruction cycles dependent on condition flags.

\title{
TLTAM Be SECTRON IM TMEDRY OP OPEDATLOM
}

\section*{3-1. GENERAL}

This section contains information needed to understand the operation of the MITS Altair 8800b computer (8800b). It contains a basic description of the logic symbols used in the 8800b schematics and detailed theory of the 8800 b Central Processing Unit, Interface and Front Panel circuits.

\section*{3-2. LOGIC CIRCUITS}

The logic circuits used in the 8800 b drawings are presented as a tabular listing in Table 3-1. The table is constructed to present the functional name, symbolic representation, and a brief description of each logic circuit. Where applicable, a truth table is provided to aid in understanding circuit operation. Al though Table 3-1 does not include every logic circuit used in the drawings, all unmentioned circuits (and their symbolic representations) are variations of the circuits presented with their functional descriptions basically the same. The active state of the inputs and outputs of the logic circuits is graphically displayed by small circles. A small circle, at an input to a logic circuit, indicates that the input is an active LOW; that is, a LOW signal will enable the input. A small circle, at the output of a logic circuit, indicates that the output is an active LOW; that is, the output is low in the actuated state. Conversely, the absence of a small circle indicates that the input or output is active HIGH.

Table 3-1. Symbol Definitions
\begin{tabular}{|l|l|l|l|}
\hline NAME & \multicolumn{1}{|c|}{\begin{tabular}{l} 
DESCRIPTION \\
The NAND gate performs one of the \\
fundamental logic functions. \\
All of the inputs have to be enabied \\
(HIGH) to produce the desired (LOW) \\
output. The output is HIGH if any \\
of the inputs are LOW.
\end{tabular}} \\
\hline NOR gate & \begin{tabular}{l} 
The NOR gate performs one of the \\
fundamental logic functions. \\
Any of the inputs need to be enabled \\
(HIGH) to produce the desired (LOW)
\end{tabular} \\
output. The output is HIGH if all \\
of the inputs are LOW.
\end{tabular}

Table 3-1. Symbol Definitions - Continued
\begin{tabular}{|c|c|c|}
\hline NAME & LOGIC SYMBOL & DESCRIPTION \\
\hline Edge triggered D type flip-flop & Truth Table & Applying a LOW signal to the preset input ( \(P\) ) sets the flip-flop with output Q HIGH and output \(\bar{Q}\) LOW. Applying a LOW signal to the clear input (C) resets the flip-flop with \(Q\) LOW and \(\bar{Q}\) HIGH. This method of setting and resetting the flip-flop is independent of the clock (asynchronous). If a signal is applied to the \(D\) input, the flip-flop Q output is directly affected on the positive edge of the clock (truth table). \\
\hline QUAD 0 flip-flop &  & The information on the \(D\) inputs is stored during the positive edge of the clock (CK). The clear (C) input, when LOW, resets all flip-flops independent of the clock or \(D\) inputs. \\
\hline 4-Bit Binary Ripple Counter &  & The 4-bit binary ripple counter operation requires that the QA output be externally connected to input \(\mathrm{CP}_{\mathrm{B}}\). The input count puises (negative edge) are applied to input \(C P_{A}\) enabling a divide by \(2,4,8\), and 16 at the \(Q A\), \(Q B, Q C\), and \(Q D\) outputs. The reset (RO) input resets the counter regardless of the clock input \(\left(C P_{A}\right)\) when both inouts are HIGH. \\
\hline
\end{tabular}

Table 3-1. Symbol Definitions - Continued
\begin{tabular}{|c|c|c|}
\hline NAME & LOGIC SYMBOL & DESCRIPTION \\
\hline 12-Bit Binary Counter &  & The 12-bit counter is triggered on the negative edge of the clock input (CP). A HIGH on the master reset input (MR) clears all counter stages and forces all outputs (Q0-Q11) LOW which is independent of the clock input. \\
\hline Bi-Directional Device &  & \begin{tabular}{l}
Output data from a device is present on the \(\mathrm{DI}_{0}-\mathrm{DI}_{3}\) lines and is enabled when DTEN and \(\overline{C S}\) are LOW. Lines \(\mathrm{DB}_{0}-\mathrm{DB}_{3}\) transfer the data to the receiving unit Input data to the device is present on the \(\mathrm{DB}_{0}-\mathrm{OB}_{3}\) lines and is enab?ed when \(\overline{\text { DIEN }}\) is HIGH and \(\overline{C S}\) is LOW. \\
Input data is transferred to the device on the \(\mathrm{DO}_{\mathrm{O}}-\mathrm{DO}_{3}\) lines.
\end{tabular} \\
\hline Clock Generator &  & The XTAL 1 and 2 inputs allow for an external crystal connection which produces a 01 and 02 master ciock for the 8800 b . The SYNC input from the 8080 (CPU) and internal timing generate a LOW status strobe ( \(\overline{S T S T B}\) ) signal. The reset in ( \(\overline{\text { RESIN }}\) ) input generates a RESET output to condition the 8080 (CPU). A HIGH ready in (RDYIN) input generates a READY output to enable the CPU. \\
\hline
\end{tabular}

Table 3-1. Symbol Definitions - Continued
Mata Latch

Table 3-1. Symbol Definitions - Continued


3-3. INTEL 8080 MICROCOMPUTER SYSTEMS USER'S INFORMATION
Pages 3-9 through 3-38 are excerpts from the Intel 8080 Microcomputer Systems User's Manual, reprinted by pemission of Intel Corporation, Copyright, 1975. Included is information on the 8080A Microprocessor, the 8212 Input/Output Port, the 8216 8i-Oirectional Bus Criver, and the 8224 Clock Generator and Driver. It is recommended that a good understanding of these integrated circuit operations be developed before continuing this section.

The 8080A is functionally and electrically compatible with the intero 8080.
- TTL Drive Capability
- \(2 \mu\) s Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed 1/O Ports

The Intel \({ }^{-1}\) 8080A is a complete 8-bit parallef central processing unit (CPU). It is fabricated an a singie LSt chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8 -bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.
The 8080A has an externai stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8G80A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16 -line address and 8 -line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signais to control the interface to memory and \(1 / 0\) are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.


\section*{8080A FUNCTIONAL PIN DEFINITION}

The following describes the function of all of the 8080A \(1 / O\) pins. Several of the descriptions refer to internal timing periods.
\(A_{1 s}-A_{0}\) (output three-state)
ADDRESS BUS; the addrass bus provides the address to memory (up to 64 K 8 -bit words) or denotes the \(1 / O\) device number for up to 256 input and 256 output devices. \(A_{0}\) is the least significant address bit.

\section*{\(\mathrm{D}_{7}-\mathrm{D}_{\mathrm{Q}}\) (input/output three-state)}

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first ctock eycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle. \(\mathrm{D}_{0}\) is the least significant bit.

SYNC (output)
SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

\section*{DBIN (output)}

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or \(1 / 0\).

\section*{READY (input)}

READY; the READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with siower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

\section*{WAIT (output)}

WAIT: the WAIT signal acknowledges that the CPU is in a WAIT state.

\section*{\(\overline{W R}\) (output)}

WRITE; the \(\overline{W R}\) signal is used for memory WRITE or 1/O output controf. The data on the data bus is stable while the \(\overline{W R}\) signal is active low ( \(\overline{W R}=0\) ).

HOLD (input)
HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these buses for the current machine cycie. It is recognized under the following conditions:
- the CPU is in the HALT state.
- the CPU is in the \(T 2\) or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS \(\left(A_{15}-A_{0}\right)\) and DATA BUS \(\left(D_{7}-D_{0}\right)\) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.

HLDA (output)
HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus


Pin Configuration
will go to the high impedance state. The HLDA signal begins at:
- T3 for READ memory or input.
- The Clock Period following T3 for WRITE memory or OUT. PUT operation.
In either case, the HLDA signal appears after the rising edge of \(\phi_{1}\) and high impedance occurs after the rising edge of \(\phi_{2}\).

\section*{INTE (output)}

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. it is automatically reset (disabling further interrupts) at time Ti of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

\section*{INT (input)}

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interfupt Enable flip/flop is reset it will not honor the request.

\section*{RESET (input)(1]}

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.
\begin{tabular}{ll}
\(V_{\text {SS }}\) & Ground Reference. \\
\(V_{D D}\) & \(+12 \pm 5 \%\) Volts. \\
\(V_{C C}\) & \(+5 \pm 5 \%\) Volts. \\
\(V_{B 8}\) & \(-5 \pm 5 \%\) Volts (substrate bias). \\
\(\phi_{1}, \phi_{2}\) & 2 externally supplied clock phases. (non TTL compatible)
\end{tabular}

\section*{absolute maximum ratings*}
\begin{tabular}{|c|c|}
\hline Temperature Under Bias & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Storage Temperature . . . . . . . . . . . . . \(65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{All Input or Output Voltages} \\
\hline With Respect to \(\mathrm{V}_{\mathrm{BB}}\) & -0.3 V to +20 V \\
\hline \(\mathrm{V}_{C C}, \mathrm{~V}_{D D}\) and \(\mathrm{V}_{S S}\) With Respect to \(\mathrm{V}_{B B}\) & -0.3 V to +20 V \\
\hline Power Dissipation & 1.5W \\
\hline
\end{tabular}
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{D.C. ChARACTERISTICS}
\(T_{A}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}, V_{D D}=+12 \mathrm{~V} \pm 5 \%, V_{C C}=+5 \mathrm{~V} \pm 5 \%, V_{B B}=-5 \mathrm{~V} \pm 5 \%, V_{S S}=O V\). Uniess Otherwise Noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Min. & Typ. & Max. & Unit & Test Condition \\
\hline VILC & Clock Input Low Voltage & \(V_{S S}-1\) & & \(\mathrm{V}_{5 S}+08\) & \(V\) & \multirow[b]{6}{*}{\[
\begin{aligned}
\mathrm{C}_{\mathrm{OL}} & =1.9 \mathrm{~mA} \text { on all outputs, } \\
\mathrm{COH}^{2} & =-150 \mu \mathrm{~A} .
\end{aligned}
\]} \\
\hline \(V_{\text {IHC }}\) & Clock Input High Voitage & 9.0 & & \(\mathrm{V}_{00}+1\) & V & \\
\hline \(V_{1 L}\) & Input Low Voitage & \(\mathrm{V}_{\mathrm{SS}}-1\) & & \(\mathrm{V}_{\text {SS }}+0.8\) & V & \\
\hline \(V_{\text {IH }}\) & Input High Voltage & 3.3 & & \(\mathrm{V}_{\mathrm{CC}}+1\) & V & \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output Low Voltage & & & 0.45 & V & \\
\hline VCH & Output High Voltage & 3.7 & & & V & \\
\hline lod (AV) & Avg. Power Supply Current (VOO) & & 40 & 70 & \(m \mathrm{~m}\) & \multirow{3}{*}{\[
\begin{aligned}
& \text { Operation } \\
& T_{C Y}=.48 \mu \mathrm{sec}
\end{aligned}
\]} \\
\hline lectav) & Avg. Power Supply Current ( \(\mathrm{V}_{\text {cc }}\) ) & & 60 & 80 & mA & \\
\hline \(\operatorname{lge}\) (AV) & Avg. Power Supply Current ( \(\mathrm{V}_{\mathrm{Bg}}\) ) & & . 01 & 1 & mA & \\
\hline \(\mathrm{I}_{16}\) & Indut Leakage & & & \(\pm 10\) & \(\mu \mathrm{A}\) & \(V_{S S} \leqslant V_{I N} \leqslant V_{C C}\) \\
\hline \(\mathrm{I}_{\mathrm{CL}}\) & Clock Leakage & & & \(\pm 10\) & \(\mu \mathrm{A}\) & \multirow[b]{2}{*}{} \\
\hline \({ }^{1} \mathrm{OL}\) [2] & Data Bus Leakage in Input Mode & & & \[
\begin{aligned}
& -100 \\
& -2.0
\end{aligned}
\] & \[
\begin{gathered}
\mu A \\
m A
\end{gathered}
\] & \\
\hline \(\mathrm{IFL}_{\text {L }}\) & Address and Data Bus Leakage During HOLD & & & \[
\begin{array}{r}
+10 \\
-100
\end{array}
\] & \(\mu \mathrm{A}\) & \[
\begin{aligned}
& V_{A D D R / C A T A}=V_{C C} \\
& V_{A D D R / D A T A}=V_{S S}+0.45 V
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{CAPACITANCE}
\(T_{A}=25^{\circ} \mathrm{C} \quad V_{C C}=V_{D O}=V_{S S}=O V, V_{B B}=-5 V\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Typ. & Max. & Unit & Test Condition \\
\hline \(\mathrm{C}_{\varphi}\) & Clock Capacitance & 17 & 25 & pf & \multirow[t]{3}{*}{\begin{tabular}{l}
\[
\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}
\] \\
Unmeasured Pins Returned to \(V_{S S}\)
\end{tabular}} \\
\hline \(\mathrm{Cin}_{1}\) & Inout Capacitance & 6 & 10 & pf & \\
\hline COUT & Output Capacitance & 10 & 20 & pf & \\
\hline
\end{tabular}

NOTES:
1. The RESET signal must be active for a minimum of 3 clock cycies.
2. When DBIN is high and \(V_{I N}>V_{I H}\) an incernal active pull up will be switehed onto the Data Bus.
3. \(\Delta 1\) supply \(/ \Delta T_{A}=-0.45 \% /{ }^{\circ} \mathrm{C}\).

TYPICAL SUPPLY CURRENT VS.


DATA BUS CHARACTERISTIC OURING D8IN


\section*{SILICON GATE MOS 8080A}

\section*{A.C. CHARACTERISTICS}
\(T_{A}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}, \mathrm{V}_{D O}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{C C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{gg}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}\), Unless Otherwise Noted
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Min. & Max. & Unit & Test Condition \\
\hline \(\mathrm{t}_{\mathrm{Cr}}{ }^{\text {[3] }}\) & Clock Period & 0.48 & 2.0 & \(\mu \mathrm{sec}\) & \multirow{13}{*}{\[
\left\{\begin{array}{l}
-c_{L}=100 \mathrm{pf} \\
-c_{L}=50 \mathrm{pf}
\end{array}\right.
\]} \\
\hline \(t_{4} . t_{f}\) & Clock Rise and Fall Time & 0 & 50 & \(n \mathrm{sec}\) & \\
\hline \(t_{\varphi t}\) & \(\phi_{1}\) Pulse Width & 60 & & nsec & \\
\hline \(t_{* 2}\) & \(\phi_{2}\) Pulse Width & 220 & & nsec & \\
\hline \(\mathrm{t}_{0}\) & Delay \(\phi_{1}\) to \(\phi_{2}\) & 0 & & nsec & \\
\hline \(\mathrm{t}_{02}\) & Delay \(\phi_{2}\) to \(\phi_{1}\) & 70 & & nsec & \\
\hline \({ }^{\text {to3 }}\) & Delay \(\phi_{1}\) to \(\phi_{2}\) Leading Edges & 80 & & nsec & \\
\hline \(t_{5 A}{ }^{(2)}\) & Address Output Dełay From \(\phi_{2}\) & & 200 & nsec & \\
\hline \(t_{00}{ }^{(2)}\) & Data Output Delay From \(\phi_{2}\) & & 220 & nsec & \\
\hline \(t_{0 c^{[2]}}\) & Signal Output Delay From \(\phi_{1}\), or \(\phi_{2}\) (SYNC, WR,WAIT, HLDA) & & 120 & nsec & \\
\hline \(t_{\text {DF }}(2)\) & DBIN Delay From \(\phi_{2}\) & 25 & 140 & nsec & \\
\hline \({ }^{2} \mathrm{O}_{0}{ }^{[1]}\) & Delay for Input Bus to Enter Input Mode & & tof & nsec & \\
\hline tos: & Data Setup Time During \(\phi_{1}\) and DBIN & 30 & & nsec & \\
\hline
\end{tabular}

TIMING WAVEFORMS \({ }^{[14]}\)
(Note: Timing measurements are made at the following reference voltages: CLOCK " 1 " \(=8.0 \mathrm{~V}\) \(" 0 "=1.0 \mathrm{~V}\); INPUTS " 1 " = 3.3V, " 0 " = 0.8V; OUTPUTS " 1 " \(=2.0 \mathrm{~V}, " 0 "=0.8 \mathrm{~V}\).)

inte
A.C. CHARACTERISTICS (Continued)
\(T_{A}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DO}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}=5 \%, \mathrm{~V}_{\text {B8 }}=-5 \mathrm{~V}=5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}\), Unless Otherwise Noted
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Min. & Max. & Unit & Test Condition \\
\hline \({ }^{\text {tos2 }}\) & Data Setup Time to \(\phi_{2}\) During DBIN & 150 & & nsec & \multirow[b]{15}{*}{\begin{tabular}{l}
\[
C_{L}=50 \mathrm{pf}
\] \\
\(C_{L}=100 \mathrm{pf}\) : Address, Data \(\mathrm{C}_{6}\)-50pf: WR. HLDA, OBIN
\end{tabular}} \\
\hline \({ }^{2} \mathrm{OH}{ }^{[1]}\) & Data Hold Time From \(\phi_{2}\) During DBIN & [1] & & nsec & \\
\hline \(t_{1 E}[2]\) & INTE Output Delay From \(\phi_{2}\) & & 200 & nsec & \\
\hline \(\mathrm{t}_{\text {fs }}\) & READY Setup Time During \(\phi_{2}\) & 120 & & n sec & \\
\hline tHs & HOLD Setup Time to \(\phi_{\mathbf{2}}\) & 140 & & nsec & \\
\hline \(t_{15}\) & INT Setup Time During \(\phi_{2}\) (During \(\phi_{1}\) in Halt Mode) & 120 & & nsec & \\
\hline \(\mathrm{tH}_{H}\) & Hold Time From \(\phi_{2}\) (READY, INT, HOLD) & 0 & & nsec & \\
\hline \(\mathrm{t}_{\text {FD }}\) & Delay to Float During Hold (Address and Oata Susi) & & 120 & nsec & \\
\hline \({ }^{\text {taw }}\) (2) & Address Stable Prior to \(\overline{\mathrm{WR}}\) & [5] & & nsec & \\
\hline \({ }^{t_{\text {DW }}}{ }^{[2]}\) & Output Data Stable Prior to \(\bar{W}\) R & (B) & & \(n \mathrm{sec}\) & \\
\hline two \({ }^{[2]}\) & Output Data Stable From \(\overline{\text { Wh }}\) & [7] & & nsec & \\
\hline \({ }_{\text {WWa }}{ }^{[2]}\) & Address Stable From W/ & [7] & & n sec & \\
\hline \(t_{H+F}{ }^{\text {[2] }}\) & HLDA to Float Deiay & [81 & & nsec & \\
\hline \({ }_{\text {twF }}\) [2] & WF to Float Deiay & [9] & & nsec & \\
\hline \({ }^{t_{A H}}{ }^{[2]}\) & Address Hold Time After DBIN During HLDA & -20 & & nsec & \\
\hline
\end{tabular}


NOTES:
1. Data ingut should be meabed with DESN status. No bus conflict can then octur and data hold time it askered. ton * 50 nt or tof. mhichever is less.
2. Loed Eirsuit.

3. \(\mathrm{tcy}^{-t \mathrm{tg}}+\mathrm{t}_{\phi \phi 2}+\mathrm{t}_{\phi 2}+t_{\phi \phi 2}+\mathrm{tog}_{2}+t_{+\phi 1}>480 \mathrm{~mL}\)

TYPICAL \(\triangle\) OUTPUT DELAY VS. \(\triangle\) CAPACITANCE

4. The fotiowing are relevant when interfecing the 8080 A to druices havind \(\mathrm{V}_{\mathrm{tH}}=3.3 \mathrm{~V}\);
b) Maximum output rise time from . 8 V to \(3.3 \mathrm{~V}=100 \mathrm{ng}\) ( \(\mathrm{P}_{\mathrm{C}} \mathrm{C}_{\mathrm{L}}+\) SPEC.
b) Qutput delay when menaued to 3.0 V - SPEC -80ra © \(\mathrm{C}_{\mathrm{L}}=\) SPEC.


6. tow \(=\) tey -tot \(-t_{\text {rod }}-170\) nesec.

8. \(\mathrm{t}_{\mathrm{HF}}=\operatorname{tg} \mathrm{tg}^{+} \mathrm{t}_{\mathrm{r} \phi 2}-50 \mathrm{~ms}\).
9. \(\mathrm{w}_{\mathrm{w}} \mathrm{F}=\mathrm{TD3}+\mathrm{t}_{\mathrm{ra2} 2}-10 \mathrm{n}\)
10. Data in mutt be stable for this period during OSIN -Ty. Both tOSs and tos2 must be satasfied.
1. Fredy signal must be stable for this period durnig \(T_{2}\) or \(T_{W}\). (Must be axternalty symehronized.)
12. Hold signed murt be stable for this periged during \(T_{2}\) or \(T_{W}\) when entering,hold mode. and during \(T_{3}, T_{4}, T_{5}\) and TWh when in hold mode. (External synchronization is not required.)
13. Internupt signal mutt be stable during this period of the last tieck cycie of any interuction in order to be recogntzed on the following imtruction. (External syncheonization is not raquired.)
14. This timing diagrem shows timing relationghips only; it doet not represent any spapific machine gycie.

\section*{INSTRUCTION SET}

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080A. The ability to
increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.
Input and output may be accomplished using memory addresses as \(1 / O\) ports or the directly addressed \(1 / 0\) provided for in the 8080A instruction set.
The following special instruction group completes the 8080A instruction set: the NOP instruction. HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be djrectly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16 -bit register pairs directly.

\section*{Data and Instruction Formats}

Data in the 8080A is stored in the form of 8 -bit binary integers. All data transfers to the system data bus will be in the same format.
\[
\frac{D_{7} D_{6} D_{5} D_{4} D_{3} D_{2} D_{1} D_{0}}{\text { DATA WORD }}
\]

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation execured.
One Byre Instructions
\[
\begin{array}{llllllll}
D_{7} & D_{6} & D_{5} & D_{4} & D_{3} & D_{2} & D_{1} & D_{0} \\
\hline
\end{array}
\]

\section*{TYPICAL INSTRUCTIONS}

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions
Two Byte Instructions
\begin{tabular}{|lllllll}
\(D_{7}\) & \(D_{6}\) & \(D_{5}\) & \(D_{4}\) & \(D_{3}\) & \(D_{2}\) & \(D_{1}\) \\
\(D_{0}\) & \(D_{0}\) & OP CODE \\
\(D_{7}\) & \(D_{6}\) & \(D_{5}\) & \(D_{4}\) & \(D_{3}\) & \(D_{2}\) & \(D_{1}\) \\
\(D_{0}\)
\end{tabular} OPERAND \(\quad\) Immediate mode or \(1 / O\) instructions

Three Byte Instructions
\begin{tabular}{|lllllllll}
\hline\(D_{7}\) & \(D_{6}\) & \(D_{5}\) & \(D_{4}\) & \(D_{3}\) & \(D_{2}\) & \(D_{1}\) & \(D_{0}\) \\
\(D_{7}\) & \(D_{6}\) & \(D_{5}\) & \(D_{4}\) & \(D_{3}\) & \(D_{2}\) & \(D_{1}\) & \(D_{0}\) \\
\hline\(D_{7}\) & \(D_{6}\) & \(D_{5}\) & \(D_{4}\) & \(D_{3}\) & \(D_{2}\) & \(D_{1}\) & \(D_{0}\) \\
\hline
\end{tabular}

For the 8080 A a logic " 1 " is defined as a high level and a logic " 0 " is defined as a low level.

\section*{instruction set}

\section*{Summary of Processor Instructions}


NOTES: 1. DOD or SSS - \(000 \mathrm{~B}-001 \mathrm{C}-010 \mathrm{D}-011 \mathrm{E}-100 \mathrm{H}-101 \mathrm{~L}-110\) Memory - 111 A .
2. Two possible evcle times, \((5 / 11)\) indicate instruction cyeles dependent on condition fiags.

\section*{Schottky Bipolar 8212}

\section*{EIGHT-BIT INPUT/OUTPUT PORT}
- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Fiop for interrupt Generation
- Low Input Load Current .25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA
: 3.65V Output High Voltage for Direct Interface to \(\mathbf{8 0 8 0}\) CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.
The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.


PIN NAMES
\begin{tabular}{|c|c|}
\hline \(\mathrm{OH}_{4} \mathrm{O}_{4}\) & data in \\
\hline \(\mathrm{CO}_{4} \cdot \mathrm{CO}_{4}\) & DATA OUT \\
\hline OSN.033 & DEVICE SELECT \\
\hline MO & MODE \\
\hline 578 & STROBE \\
\hline INT & INTERRUFT LACTIVE LOWI \\
\hline CLA & CLEAA (ACTIVE LOW) \\
\hline
\end{tabular}


\section*{Functional Description}

\section*{Data Latch}

The 8 flip-flops that make up the data latch are of a " \(D\) " type design. The output ( \(Q\) ) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.
The data latch is cleared by an asynchronous reset input ( \(\overline{\mathrm{CLR}}\) ). (Note: Clock (C) Overides Reset ( \(\overline{\mathrm{CL} \bar{R}) \text {.) }}\)

\section*{Output Butfer}

The outputs of the data latch (Q) are connected to 3 -state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enabies the buffer to transmit the data from the outputs of the data latch (O) or disables the buffer, forcing the output into a high impedance state. (3-state)
This high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directionat data bus.

\section*{Control Logic}

The 8212 has control inputs \(\overline{\mathrm{DS} 1}, \mathrm{DS2}, \mathrm{MD}\) and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

\section*{\(\overline{\mathrm{DS}}\), DS2 (Device Select)}

These 2 inputs are used for device selection. When \(\overline{\mathrm{DS1}}\) is low and DS2 is high ( \(\overline{\mathrm{DS1}}\) • DS2) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronousiy set.

\section*{MD (Mode)}

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latcin.

When MD is nigh (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ( \(\overline{\mathrm{D} 1} \cdot \mathrm{DS} 2\) ). When MD is low (input mode) the output buffer state is determined by the device selection logic ( \(\overline{\mathrm{DS}}\). DS2) and the source of clock (C) to the data latch is the.STB (Strobe) input.

\section*{STB (Strobe)}

This input is used as the clock (C) to the data latch for the input mode \(M D=0\) ) and to synchronously reset the service request flip-flop (SR).

Note that the \(S R\) flip-flop is negative edge triggered. Aprif, 1977
8800b

\section*{Service Request Fip-Fiop}

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the \(\overline{\mathrm{CLR}}\) input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.
The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ( \(\overline{\mathrm{DS1}}\). DS2). The output of the "NOR" gate (INT) is active low (interrupting state) for connection to active low input priority generating circuits.


\section*{Applications Of The 8212 - For Microcomputer Systems}

1 Basic Schematic Symbol
II Gated Buffer
III Bi-Directional Bus Driver
IV Interrupting Input Port
\(V\) Interrupt Instruction Port
VI Output Port

Vil 8080 Status Latch
VIII 8008 System
IX • 8080 System:
8 Input Ports
8 Output Ports
8 Level Priority Interrupt

\section*{I. Basic Schematic Symbols}

Two examples of ways to draw the 8212 on system schematics-( 1 ) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output
as a system bus (bus containing 8 paralle! lines). The output to the data bus is symbolic in referencing 8 parallel lines.

BASIC SCMEMATIC SYMBOLS


\section*{it. Gated Buffer (3-STATE)}

The simpiest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic \(\overline{\mathrm{DS}}\) and DS2.
When the device selection logic is false, the outputs are 3 -state.
When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink is milli amps. The minimum high output is 3.65 voits.


\section*{III. Bi-Directional Bus Driver}

A pair of 8212's wired (back-to-back) can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to \(\overline{\mathrm{S} 1}\) on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3 -state mode. This is a very useful circuit in small system design.

BI-DIRECTIONAL BUS DRIVER


\section*{IV. Interrupting Input Port}

This use of an 8212 is that of a system input port that accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true enabling the system input data onto the data bus.
interrupting input port


\section*{V. Interrupt instruction Port}

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. (DS1 could be used to multiplex a variety of interrupt instruction ports onto a common bus).

INTERRUPT INSTRUCTION PORT


\section*{VI. Output Port (With Hand-Shaking)}

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of data. The selection of the port comes from the device selection logic. ( \(\overline{\mathrm{SS} 1} \cdot \mathrm{DS} 2\) )

\section*{OUTPUT PORT (WITH HAND-SHAKING)}


\section*{VII. 8080 Status Latch}

Here the 8212 is used as the status latch for an 8080 microcomputer system. The input to the 8212 latch is directly from the 8080 data bus. Timing shows that when the SYNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is a TTL level coming from the clock generator; then, the status data will be latched into the 8212.

Note: The mode signal is tied high so that the output on the latch is active and enabled all the time.
It is shown that the two areas of concern are the bidirectional data bus of the microprocessor and the control bus.


\section*{VIII. 8008 System}

This shows the 8212 used in an 8008 microcomputer system. They are used to multiplex the data from three different sources onto the 8008 input data bus. The three sources of data are: memory data, input data, and the interrupt instruction. The 8212 is also used as the uni-directional bus driver to provide a proper drive to the address latches (both low order and high order are also 8212's) and to provide adequate drive to the output data bus. The control of these six 8212's in the 8008 system is provided by the control logic and clock generator circuits. These circuits consist of flip-flops, decoders, and gates to generate the control functions necessary for 8008 microcomputer systems. Also note that the input data port has a strobe input. This allows the proces-
sor to be interrupted from the input port directly. The control of the input bus consists of the data bus input signal, control logic, and the appropriate status signal for bus discipline whether memory read, input, or interrupt acknowledge. The combination of these four signals determines which one of these three devices will have access to the input data bus. The bus driver, which is implemented in an 8212 , is also controlled by the control logic and clock generator so it can be 3-stated when necessary and also as a controi transmission device to the address latches. Note: The address latches can be 3-stated for DMA purposes and they provide 15 milli amps drive, sufficient for large bus systems.

8008 SYSTEM


\section*{IX. 8080 System}

This drawing shows the 8212 used in the l/O section of an 8080 microcomputer system. The system consists of 8 input ports, 8 output ports, 8 level priority systems, and a bidirectional bus driver. (The data bus within the system is darkened for emphasis). Basically, the operation woutd be as follows: The 8 ports, for example, could be connected to 8 keyboards, each keyboard having its own priority level. The keyboard could provide a strobe input of its own which would clear the service request flip-flop. The \(\overline{\mathrm{NT}}\) signals are connected to an 8 level priority encoding circuit. This circuit provides a positive true level to the central processor (INT) along with a three-bit code to the interrupt instruction port for the generation of RESTART instructions. Once the processor has been interrupted and it acknowledges the reception of the interrupt, the Interrupt Acknowledge signal is generated. This signal transfers data in the form of a RESTART instruction onto the buffered data bus. When the DBIN signal is true this RESTART instruction is gated into the microcomputer, in this case, the 8080 CPU. The 8080 then performs a software controlled interrupt service routine, saving the status of its current operation in the push-down stack and performing an INPUT instruction. The INPUT instruction thus sets the INP status
bit, which is common to all input ports.
Also present is the address of the device on the 8080 address bus which in this system is connected to an 8205, one out of eight decoder with active low outputs. These active low outputs will enable one of the input ports, the one that interrupted the processor, to put its data onto the buffered data bus to be transmitted to the CPU when the data bus. input signal is true. The processor can also output data from the 8080 data bus to the buffered data bus when the data bus input signal is faise. Using the same address selection technique from the 8205 decoder and the output status bit, we can select with this system one of eight output ports to transmit the data to the system's output device structure.

Note: This basic I/O configuration for the 8080 can be expanded to 256 input devices and 256 output devices all using 8212 and, of course, the appropriate decoding.

Note that the 8080 is a 3.3 -volt minimum high input requirement and that the 8212 has a 3.65 -volt minimum high output providing the designer with a 350 milli volt noise margin worst case for 8080 systems when using the 8212 .


Note 1．This bawe \(1 / 0\) eonfiguration for the 8080 can tee expanded to 256 input devices and 256 output devicet all usng 8212 and the appropriate decoding．

\section*{Absolute Maximum Ratings*}

Temperature Under Bias Plastic . . \(-65^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+160^{\circ} \mathrm{C}\)
All Output or Supply Voltages .... -0.5 to +7 Volts
All input Voltages . . . . . . . . . . . . . . . -1.0 to 5.5 Volts
Output Currents 125 mA

COMMENT: Siresses above those listed unger " kosolute Maximum Ratings" may causte germantont damage to ihe device. this is a stress rating only and functiones operation of the device at limese or af any ofter condirion above these indicared in the operathonal sectrons of this specification is mot imptied.
D.C. Characteristics
\(T_{A}=0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C} \quad V_{C C}=+5 \mathrm{~V} \pm 5 \%\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[t]{2}{*}{Unit} & \multirow[t]{2}{*}{Test Conditions} \\
\hline & & Min. & Typ. & Max. & & \\
\hline 1 f & Input Load Current ACK, DS \({ }_{2}, C R\), DI,-DI: Inputs & & & -. 25 & mA & \(V_{f}=.45 \mathrm{~V}\) \\
\hline \(\mathrm{I}_{\text {F }}\) & Input Load Current MD Input & & & -. 75 & mA & \(\mathrm{V}_{5}=.45 \mathrm{~V}\) \\
\hline \(\mathrm{I}_{5}\) & Input Load Current DS. Input & & & -1.0 & mA & \(\mathrm{V}_{\mathrm{f}}=.45 \mathrm{~V}\) \\
\hline \(r_{R}\) & Input Leakage Current ACK, DS, CR, DI,-DI, Inputs & & & 10 & \(\mu \mathrm{A}\) & \(V_{R}=5.25 \mathrm{~V}\) \\
\hline \(\mathrm{l}_{1}\) & Input Leakage Current MO Input & & & 30 & \(\mu \mathrm{A}\) & \(V_{R}=5.25 \mathrm{~V}\) \\
\hline \(l_{R}\) & Input Leakage Current DS. Input & & & 40 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{2}=5.25 \mathrm{~V}\) \\
\hline \(V_{c}\) & Input Forward Voltage Clamp & & & -1 & V & \(l_{c}=-5 \mathrm{~mA}\) \\
\hline \(V_{1}\) & Input "Low" Voitage & & & . 85 & V & \\
\hline \(V_{19}\) & Input "High" Voltage & 2.0 & & & V & \\
\hline \(\mathrm{V}_{0}\) & Output "Low" Voitage & & & . 45 & V & \(\mathrm{laL}^{\prime}=15 \mathrm{~mA}\) \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output "High" Voitage & 3.65 & 4.0 & & V & \(\mathrm{l}_{\mathrm{mi}}=-1 \mathrm{~mA}\) \\
\hline \(\mathrm{l}_{\text {se }}\) & Short Circuit Output Current & -15 & & -75 & mA & \(V_{0}=0 \mathrm{~V}\) \\
\hline Ioi & Output Leakage Current High Impedance State & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{0}=.45 \mathrm{~V} / 5.25 \mathrm{~V}\) \\
\hline Icc & Power Supply Current & & 90 & 130 & mA & \\
\hline
\end{tabular}

\section*{Typical Characteristics}
input current vs. input voltage


OUTPUT CURRENT VS. OUTPUT "HIGH" VOLTAGE

data to output delay VS. TEMPERATURE


OUTPUT CUARENT VS. OUTPUT "LOW" VOLTAGE


DATA TO OUTPUT DELAY
VS. LOAD CAPACITANCE


WRITE ENABLE TO OUTPUT DELAY VS. TEMPERATURE


\section*{Timing Diagram}


\section*{A.C. Characteristics}
\(T_{A}=0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C} \quad V_{C E}=+5 \mathrm{~V} \pm 5 \%\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbal} & \multirow[t]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[t]{2}{*}{Unit} & \multirow[t]{2}{*}{Test Conditions} \\
\hline & & Min. & Typ. & Max. & & \\
\hline \(t_{\text {pw }}\) & Pulse Width & 30 & & & ns & \\
\hline \(\mathrm{t}_{\mathrm{oc}}\) & Oata To Output Delay & & & 30 & ns & \\
\hline tu. & Write Enable To Output Delay & & & 40 & ns & \\
\hline \(\mathrm{t}_{5}\), & Data Setup Time & 15 & & & ns & \\
\hline t. & Data Hold Time & 20 & & & ns & \\
\hline t. & Reset To Output Delay & & & 40 & ns & \\
\hline \(t_{1}\) & Set To Output Delay & & & 30 & ns & \\
\hline \(t\). & Output Enable/Disable Time & & & 45 & ns & \\
\hline \(\mathrm{t}_{\text {c }}\) & Clear To Output Delay & & & 55 & ns & \\
\hline
\end{tabular}

- This parameter is sampled and not \(100 \%\) tested.

\section*{Switching Characteristics}

\section*{CONDITIONS OF TEST}

Input Pulse Amplitude \(=2.5 \mathrm{~V}\) Input Rise and Fall Times 5 ns
Between 1V and 2V Measurements made at 1.5 V with \(15 \mathrm{~mA} \& 30 \mathrm{pF}\) Test Load

TEST LOAD
15 mA \& 30pF


\section*{4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER}
- Data Bus Buffer Driver for 8080 CPU
- Low Input Load Current - . 25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct Interface to 8080 CPU
- Three State Outputs
- Reduces System Package Count

The 8216/8226 is a 4-bit bi-directional bus driver/receiver.
All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65 V VOH, and for high capacitance terminated bus structures, the \(O B\) outputs provide a high \(50 \mathrm{~mA} \mathrm{l}_{\mathrm{OL}}\) capability.
A non-inverting (8216) and an inverting (8226) are available to meet a wide variety of applications for buffering in microcomputer systems.


\section*{FUNCTIONAL DESCRIPTION}

Microprocessors like the 8080 are MOS devices and are generaily capable of driving a single TTL load. The same is true for MOS memory devices. While this type of drive is sufficient in small systerns with few components, quite often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

The \(8216 / 8226\) is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

\section*{Bi-Directional Driver}

Eacin buffered line of the four bit driver consists of two separate buffers that are tri-state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, \(1 / 0\), etc., because its interface is direct TTL compatible and it has high drive \((50 \mathrm{~mA})\). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080 Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability \((3.65 \mathrm{~V})\) so that direct interface to the 8080 and 8008 CPUs is achieved with an adequate amount of noise immunity \((350 \mathrm{mV}\) worst case).

\section*{Control Gating \(\overline{\mathrm{DIEN}}, \overline{\mathrm{CS}}\)}

The \(\stackrel{\rightharpoonup}{C S}\) input is actually a device select. When it is "high" the output drivers are aff forced to their high-impedance state. When it is at "zero" the device is selected (enabled) and the direction of the data flow is determined by the DIEN input.
The DIEN input controts the direction of data flow (see Figure 11 for complete truth table. This direction control is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.
The \(8216 / 8226\) is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.

(a) 8216

(b) 8226
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|l|}{} & \\
\hline 4 & 0 & DI - OB \\
\hline 1 & 0 & 98-00 \\
\hline 0 & 1 & - HICH \\
\hline 1 & 1 & HiGM \\
\hline
\end{tabular}

Figure 1. 8216/8226 Logic Diagrams

\section*{D.C. AND OPERATING CHARACTERISTICS}

\section*{ABSOLUTE MAXIMUM RATINGS*}

Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
Storage Termperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
All Output and Supply Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(-0.5 V\) to +7V
All Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +5.5 V
Output Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 mA
-COMMENT: Stressel above those listed under "Absolute Maximum Rating" may cause permanant damege to the devica. This is a strest rating only and functional operation of the cavice at these or at any other condition above those indicated in the operationgi sections of this specification is not implied.
\(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=+5 \mathrm{~V} \pm 5 \%\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Paramater} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} & \multirow[b]{2}{*}{Conditions} \\
\hline & & Min. & Typ. & Max. & & \\
\hline \({ }_{F}{ }_{1}\) & Inpur Load Current DTEN, ©S & & -0.15 & \(\rightarrow .5\) & mA & \(V_{F}=0.45\) \\
\hline \(\mathrm{IF}_{5}\) & Input Load Current All Other Inputs & & -0.08 & -. 25 & \(m A\) & \(V_{F}=0.45\) \\
\hline \(l_{81}\) & Input Leakage Current \(\overline{\mathrm{DIEN}}\), \(\overline{\mathrm{CS}}\) & & & 20 & \(\mu \mathrm{A}\) & \(V_{\text {R }}=5.25 \mathrm{~V}\) \\
\hline \(\mathrm{I}_{\mathrm{R} 2}\) & Input Leakage Current DI Inputs & & & 10 & \(\mu \mathrm{A}\) & \(V_{R}=5.25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{C}}\) & Input Forward Voltage Ciamp & & & -1 & V & \(l_{C}=-5 m A\) \\
\hline \(V_{1 L}\) & Input "Low' Voitage & & & . 95 & V & \\
\hline \(V_{1 H}\) & Inout "High" Voltage & 2.0 & & & V & \\
\hline 1 ll & \begin{tabular}{ll} 
Output Leakage Current & DO \\
(3-State) & DB
\end{tabular} & & & \[
\begin{gathered}
20 \\
100
\end{gathered}
\] & \(\mu \mathrm{A}\) & \(\mathrm{V}_{0}=0.45 \mathrm{~V} / 5.25 \mathrm{~V}\) \\
\hline \multirow[b]{2}{*}{\({ }^{\text {ICC }}\)} & \multirow[t]{2}{*}{Power Supply Current} & & 95 & 130 & \(m \mathrm{~m}\) & \\
\hline & & & 85 & 120 & mA & \\
\hline \(\mathrm{V}_{\mathrm{OL} 1}\) & Output "Low" Voltage & & 0.3 & . 45 & \(V\) & DO Outputs \(10 \mathrm{~L}=15 \mathrm{~mA}\) DB Outputs \(\mathrm{lOL}_{\mathrm{L}}=25 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}, 2}\)} & \multirow[t]{2}{*}{Output "Low" Voltage} & & 0.5 & . 6 & V & DE Outputs \(\mathrm{l}_{\mathrm{OL}}=55 \mathrm{~mA}\) \\
\hline & & & 0.5 & . 6 & \(V\) & DB Outputs \(\mathrm{IOL}=50 \mathrm{~mA}\) \\
\hline \(\mathrm{VOH}_{\mathrm{OH}}\) & Output "High" Voitage & 3.65 & 4.0 & & \(V\) & DO Outputs \(\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}\) \\
\hline \(\mathrm{V}_{\mathrm{OH} 2}\) & Output "High" Voitage & 2.4 & 3.0 & & V & \(D B\) Outputs \(1_{O H}=-10 \mathrm{~mA}\) \\
\hline los & Output Short Circuit Current & \[
\begin{aligned}
& -15 \\
& -30
\end{aligned}
\] & \[
\begin{aligned}
& -35 \\
& -75
\end{aligned}
\] & \[
\begin{gathered}
-65 \\
-120
\end{gathered}
\] & \[
\begin{aligned}
& m A \\
& m A
\end{aligned}
\] & \begin{tabular}{l}
DO Outputs \(V_{0} \cong 0 \mathrm{~V}\). \\
DB Outputs \(V_{C C}=5.0 \mathrm{~V}\)
\end{tabular} \\
\hline
\end{tabular}

NOTE: Typical valuas are for \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V}\).

WAVEFORMS


\section*{A.C. CHARACTERISTICS}
\(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%\)


TEST CONDITIONS: \(V_{B I A S}=2.5 \mathrm{~V}, \mathrm{~V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\).
NOTES: 1. Typical values are for \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{VCC}_{C}=5.0 \mathrm{~V}\).
2. DO Outputs, \(C_{L}=30 p F, R_{1}=300 / 10 \mathrm{~K} \Omega, R_{2}=180 / 1 \mathrm{~K} \Omega ; O B\) Outputs, \(C_{L}=300 p F, R_{1}=90 / 10 \mathrm{~K} \Omega, R_{2}=780 / 1 \mathrm{KJ}\).
3. OO Outputs, \(C_{L}=30 p F, R_{1}=300 / 10 \mathrm{~K} \Omega, R_{2}=600 / 1 \mathrm{~K} ; \mathrm{DB}\) Outputs, \(\mathrm{C}_{\mathrm{L}}=300 \mathrm{p} F, R_{1}=90 / 10 \mathrm{~K} \Omega, R_{2}=180 / 1 \mathrm{~K} \Omega\).
4. DO Outputs, \(C_{L}=5 p F, R_{1}=300 / 10 \mathrm{~K} \Omega, \mathcal{A}_{2}=600 / 1 \mathrm{~K} \Omega ; \mathrm{DB}\) Outouts, \(C_{L}=5 p F, \mathrm{~A}_{1}=90 / 10 \mathrm{~K} \Omega, \mathrm{~A}_{2}=180 / 1 \mathrm{~K} \Omega\).
5. This parameter is periodically sampled and not \(100 \%\) tested.

\section*{Schottky Bipolar 8224}

\section*{CLOCK GENERATOR AND DRIVER FOR' 8080A CPU}

\author{
- Single Chip Clock Generator/Driver for 8080A CPU \\ - Power-Up Reset for CPU \\ E Ready Synchronizing Flip-Flop \\ - Advanced Status Strobe
}
- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count

The 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer, to meet a variety of system speed requirements.
Also included are circuits to provide power-up reset, advance status strobe and synchronization of ready.
The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.


PIN NAMES
\begin{tabular}{|c|c|}
\hline RESIN & RESET INPUT \\
\hline AESET & AESET OUTPUT \\
\hline AOVIN & GEADY INPUT \\
\hline AEROY & READY OUTPUT. \\
\hline SYNC & SYNC INPUT \\
\hline STSTE & STATUS STB (ACTIVE LOW) \\
\hline 81 & 18080 \\
\hline 9 & iclocks \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline XTAL \({ }^{\text {a }}\) & CONNECTIONS \\
\hline XTAL 2 & FOR GAYSTAL \\
\hline TANK & USED WITNOVEATONEXTAL \\
\hline Osc & OSCILLATOA OUTPUT \\
\hline \(3_{2}\) (T14) & C2 CLK (TLL LEVEL) \\
\hline \(\mathrm{V}_{\mathrm{Ct}}\) & 45 V \\
\hline \(V_{\text {OD }}\) & +12V \\
\hline GND & OV \\
\hline
\end{tabular}

\section*{FUNCTIONAL DESCRIPTION}

\section*{General}

The 8224 is a singte chip Clock Generator/Driver for the 8080A CPU. It contains a crystal-controlled oscillator, a "divide by nine" counter, two high-level drivers and several auxiliary logic functions.

\section*{Oscillator}

The oscillator circuit derives its basic operating frequency from an external, series resonant, fundamental mode crystal. Two inputs are provided for the crystal connections (XTAL1, XTAL2).

The selection of the external crystal frequency depends mainly on the speed at which the 8080A is to be run at. 8 asically, the oscillator operates at 9 times the desired processor speed.

A simple formula to guide the crystal selection is:
\[
\text { Crystal Frequency }=\frac{1}{t_{C Y}} \text { times } 9
\]

Example 1: ( \(500 \mathrm{~ns} \mathrm{t}_{\mathrm{Cy}}\) ) \(2 \mathrm{mHz}_{2}\) times \(9=18 \mathrm{mHz}^{*}\)

Example 2: ( 800 ns tcy)
1.25 mHz times \(9=11.25 \mathrm{mHz}\)

Another input to the oscillator is TANK. This input allows the use overtone mode crystals. This type of crystal generally has much lower "gain" than the fundamental type so an external LC network is necessary to provide the additional "gain" for proper oscillator operation. The external LC network is connected to the TANK input and is AC coupled to ground. See Figure 4.
The formula for the LC network is:
\[
F=\frac{1}{2 \pi \sqrt{L C}}
\]

The output of the oscillator is buffered and brought out on OSC (pin 12) so that other systen timing signals can be derived from this stable, crystal-controlled source.
*When using crystals above 10 mHz a small amount of frequency "trimming" may be necessary to produce the exact desired frequency. The addition of a small sefected capacitance (3pF . 10pF) in series with the arystal will accomplish this function.

\section*{Clock Generator}

The Clock Generator consists of a synchronous "divide by nine" counter and the associated decode gating to create the waveforms of the two 8080A clocks and auxiliary timing signals.

\section*{\(\overline{\text { STSTB }}\) (Status Strobe)}

At the beginning of each machine cycle the 8080A CPU issues status information on its data bus. This information tells what type of action will take place during that machine cycle. By bringing in the SYNC signal from the CPU, and gating it with an internal timing signal \((\phi 1 A)\), an active low strobe can be derived that occurs at the start of each machine cycte at the earliest possible moment that status data is stable on the bus. The STSTB signal connects directly to the 8228 System Controller.

The power-on fieset also generates STSTB , but of course, for a longer period of time. This feature allows the 8228 to be automatically reser without additional pins devoted for this function.

\section*{Power-On Reset and Ready Flip-Flops}

A common function in 8080A Microcomputer systems is the generation of an automatic systern reset and start-up upon initial power-on. The 8224 has a built in feature to accomplish this feature.

An external RC network is connected to the \(\overline{\operatorname{RESIN}}\) input. The slow transition of the power supply rise is sensed by an internal Schmitt Trigger. This circuit converts the stow transition into a clean, fast edge when its input fevel reaches a predetermined value. The output of the Schmitt Trigger is connected to a " \(D\) " type fiip-flop that is clocked with 920 (an internat timing signal). The flip-flop is synchronously reset and an active high level that complies with the 8080A input spec is generated. For manual switch type system Reset circuits, an active low switch ciosing can be connected to the \(\overline{R E S i N}\) input in addition to the power-on RC netnetwork.


The READY input to the 8080A CPU has certain timing specifications such as "set-up and hold" thus, an external synchronizing flip-flop is required. The 8224 has this feature built-in. The ROYIN input presents the asynchronous "wait request" to the " \(D\) " type flip-flop. By clocking the flip-flop with \(\phi 2 \mathrm{D}\), a synchronized READY signal at the correct input ievel, can be connected directly to the 8080A.
The reason for requiring an external flip-flop to synchronize the "wait request" rather than internally in the 8080 CPU is that due to the relatively long delays of MOS logic such an implementation would "rob" the designer of about 200 ns during the time his logic is determining if a "wait" is necessary. An external bipolar circuit built into the clock generator eliminates most of this detay and has no effect on component count.


\section*{D.C. Characteristics}
\(T_{A}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C} ; V_{C C}=+5.0 \mathrm{~V} \pm 5 \% ; V_{O D}=+12 \mathrm{~V} \pm 5 \%\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbot} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Units} & \multirow[b]{2}{*}{Test Conditions} \\
\hline & & Min. & Typ. & Max. & & \\
\hline \(l_{F}\) & Input Current Loading & & & -. 25 & mA & \(V_{F}=.45 \mathrm{~V}\) \\
\hline  & input Leakage Current & & & 10 & \(\mu \mathrm{A}\) & \(V_{R}=5.25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{C}}\) & Input Forward Clamp Voltage & & & 1.0 & V & \(\mathrm{IC}_{\mathrm{C}}=-5 \mathrm{~mA}\) \\
\hline \(V_{1 L}\) & Input "Low" Voltage & & & . 8 & V & \(V_{C C}=5.0 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input "High" Voltage & \[
\begin{aligned}
& 2.6 \\
& 2.0
\end{aligned}
\] & & & \(V\) & Reset input All Other Inputs \\
\hline \(V_{1 H} \cdot V_{\text {IL }}\) & REDIN Input Hysteresis & . 25 & & & mV & \(\mathrm{V}_{C C}=5.0 \mathrm{~V}\) \\
\hline VOL & Output "Low" Voltage & & & \[
45 .
\]
\[
45
\] & \begin{tabular}{l}
V \\
V
\end{tabular} & \[
\begin{aligned}
& \phi_{1}, \phi_{2} \text {. Ready, Reset, STSTE } \\
& i_{O L}=2.5 \mathrm{~mA} \\
& \text { All Other Outputs } \\
& \mathrm{I}_{4}=15 \mathrm{~mA}
\end{aligned}
\] \\
\hline V OH & \begin{tabular}{l}
Output "High" Voltage \(\phi_{1}, \phi_{2}\) \\
READY, RESET \\
All Other Outputs
\end{tabular} & \[
\begin{aligned}
& 9.4 \\
& 3.6 \\
& 2.4
\end{aligned}
\] & & & \[
\begin{aligned}
& v \\
& v \\
& v
\end{aligned}
\] & \[
\begin{aligned}
& I_{O H}=-100 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}
\end{aligned}
\] \\
\hline \(\mathrm{isc}^{[1]}\) & Output Short Circuit Current (All Low Voltage Outputs Oniy) & -10 & & -60 & mA & \[
\begin{aligned}
& V_{\mathrm{O}}=0 \mathrm{~V} \\
& V_{\mathrm{CC}}=5.0 \mathrm{~V}
\end{aligned}
\] \\
\hline \({ }^{\text {I Ce }}\) & Power Supply Current & & & 115 & mA & \\
\hline 100 & Power Supply Current & & & 12 & \(m\) m & \\
\hline
\end{tabular}

Note: 1. Caution. \(\Phi_{1}\) and \(\Phi_{2}\) output drivers do not have short circuit protection

\section*{CRYSTAL REQUIREMENTS}

Tolerance: . \(005 \%\) at \(0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\)
Resonance: Series (Fundamental)*
Load Capacitance: 20-35pF
Equivatent Resistance: 75-20 ohms
Power Dissipation (Min): 4mW
*With tank circuit use 3rd overtone mode.

\section*{A.C. Characteristics}
\(V_{C C}=+5.0 \mathrm{~V} \pm 5 \% ; V_{D D}=+12.0 \mathrm{~V} \pm 5 \% ; T_{A}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Units} & \multirow[t]{2}{*}{Test Conditions} \\
\hline & & Min. & Typ. & Max. & & \\
\hline \({ }_{4}{ }^{1}\) & \(\phi_{1}\) Pulse Width & \(\frac{2 t \mathrm{cy}}{9}-20 \mathrm{~ns}\) & & & \multirow{7}{*}{ns} & \multirow{7}{*}{\(\mathrm{C}_{6}=20 \mathrm{pF}\) to 50pF} \\
\hline \(\mathrm{t}_{\text {¢ } 2}\) & \(\phi_{2}\) Pulse Width & \[
\frac{5 t c y}{9}-35 n s
\] & & & & \\
\hline \(\mathrm{t}_{01}\) & \(\phi_{1}\) to \(\phi_{2}\) Delay & 0 & & & & \\
\hline \(\mathrm{t}_{\mathrm{D} 2}\) & \(\phi_{2}\) to \(\phi_{1}\) Deiay & \(\frac{2 \mathrm{tay}}{9}-14 \mathrm{~ns}\) & & & & \\
\hline \({ }_{\text {to3 }}\) & \(\phi_{1}\) to \(\phi_{2}\) Delay & \(\frac{2 t c y}{9}\) & & \(\frac{2 \text { tcy }}{9}+20 \mathrm{~ns}\) & & \\
\hline \(t_{\text {A }}\) & \(\phi_{1}\) and \(\phi_{2}\) Rise Time & & & 20 & & \\
\hline \(\mathrm{t}_{\mathrm{F}}\) & \(\phi_{1}\) and \(\phi_{2}\) Fall Time & & & 20 & & \\
\hline \({ }^{\text {to }}\) \% 2 & \(\phi_{2}\) to \(\phi_{2}\) (TTL) Delay & -5 & & +15 & ns & \[
\begin{aligned}
& \phi_{2} T \mathrm{TL}, \mathrm{CL}=30 \\
& R_{1}=300 \Omega \\
& R_{2}=600 \Omega \\
& \hline
\end{aligned}
\] \\
\hline toss & \(\phi_{2}\) to STST8 Delay & \[
\frac{6 \mathrm{tcy}}{9}-30 \mathrm{~ns}
\] & & \(\frac{6 t c y}{9}\) & & \\
\hline tow & STSTE Pulsa Width & \[
\frac{t c y}{9}-15 n s
\] & & & & STSTB,\(C L=15 \mathrm{pF}\)
\[
R_{1}=2 K
\] \\
\hline tors & RDYIN Setup Time to Status Strobe & \(50 \mathrm{~ns}-\frac{4 \mathrm{tcy}}{9}\) & & & & \(\mathrm{R}_{2}=4 \mathrm{~K}\) \\
\hline \({ }_{\text {tore }}\) & RDYIN Mold Time After STSTB & \[
\frac{4 \pi c y}{9}
\] & & & & \\
\hline ton & RDYIN or RESIN to
\[
\phi_{2} \text { Delay }
\] & \[
\frac{4 \mathrm{tcy}}{9}-25 \mathrm{~ns}
\] & & & & \begin{tabular}{l}
Ready \& Reset \\
CL=10pF \\
\(R_{1}=2 \mathrm{~K}\) \\
\(R_{2}=4 \mathrm{~K}\)
\end{tabular} \\
\hline \({ }_{\text {telk }}\) & CLK Period & & \[
\frac{\mathrm{tcy}}{9}
\] & & & \\
\hline \(f_{\text {max }}\) & Maximum Oscillating Frequency & 27 & & & MHz & \\
\hline \(\mathrm{c}_{\mathrm{m}}\) & Input Capacitance & & & 8 & pF & \[
\begin{aligned}
& V_{C C^{n}}+5.0 \mathrm{~V} \\
& V_{D O^{*}}=12 \mathrm{~V} \\
& V_{\mathrm{BI} \mathrm{~S}^{=2.5 V}} \\
& f=1 \mathrm{HH}
\end{aligned}
\] \\
\hline
\end{tabular}


\section*{SCHOTTKY BIPOLAR 8224}

WAVEFORMS


VOLTAGE MEASUREMENT POINTS: \(\phi_{1}, \phi_{2}\) LOgic " 0 " \(=1.0 \mathrm{~V}\), Logic " \(1 "=8.0 \mathrm{~V}\). All other signais mengured at \(t .5 V\).
EXAMPLE:
A.C. Characteristics (For tcy \(=488.28 \mathrm{~ns}\) )
\(T_{A}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C} ; \mathrm{V}_{00}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{00}=+12 \mathrm{~V} 55 \%\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbal} & \multirow[b]{2}{*}{Paramezer} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Units} & \multirow[b]{2}{*}{Test Conditions} \\
\hline & & Min. & TYp. & Max. & & \\
\hline 51 & \(\phi_{1}\) Pulse Width & 89 & & & \multirow[t]{5}{*}{} & \multirow[t]{2}{*}{\({ }^{1} \mathrm{CY}\) *488.28 \({ }^{\text {rns }}\)} \\
\hline \(\mathrm{C}_{0} 2\) & \(\phi_{2}\) Pulse Width & 236 & & & & \\
\hline tor & Delay \(\phi_{1}\) to \(\phi_{2}\) & 0 & & & & \multirow{5}{*}{\(\phi_{1} \& D_{2}\) Loaded to \(C_{L}=20\) to 50 pF} \\
\hline \%2 & Celay \(\varphi_{2}\) to \(\phi_{1}\) & 95 & & & & \\
\hline \({ }_{0}{ }^{5}\) & Deiay \(\phi_{1}\) to \(\phi_{2}\) Leading Edges & 109 & & 129 & & \\
\hline \(t\) & Output Rise Time & & & 20 & ns & \\
\hline \(t_{4}\) & Output Fast Time & & & 20 & & \\
\hline toss & \(\varphi_{2}\) to ST'TTETE Delay & 296 & & 326 & तs & \\
\hline \(\mathrm{t}_{0} \mathrm{~m}_{4}\) & \(\phi_{2}\) to \(\phi_{2}\) (TTL) Delay & -5 & & +15 & ns & \\
\hline tay & Stanus Strobe Pulse Width & 40 & & & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { ns } \\
& \text { ns }
\end{aligned}
\]} & \multirow[t]{2}{*}{Ready \& Reset Loaded to \(2 \mathrm{~mA} / 10 \mathrm{pF}\)} \\
\hline tors & ADYIN Setup Time to STSTB & -167 & & & & \\
\hline torn & ROYIN Hold Time after STSTE & 217 & & & ns & \multirow[t]{3}{*}{Als measurements referenced to 1.5 V uniess spacified otherwise.} \\
\hline tor & READY or RESET to \(\phi_{2}\) Delay & 192 & & & ns & \\
\hline \(f_{\text {MAX }}\) & Oscillator Frequency & & & 18.432 & MHz & \\
\hline 3-38 & & & & & & \[
\begin{aligned}
& \text { Aprit. } 1977 \\
& \text { 880cb }
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{3-4. SCHEMATIC REFERENCING}

The detailed schematics of the Interface circuit, CPU circuit, and Display/Control panel are provided to aid in determining signal direction and tracing. A solid arrow (-) on the signal line indicates direction, and the tracing of the signal through the schematics is referenced as it leaves the page. The reference is shown as a number - letter number (e.g. 2-A3), indicating sheet 2 and schematic zone A3. The reference may be shown alone or in a bracket. If the reference is bracketad, the signal is going to another schematic which is referenced outside the bracket. If the reference is shown alone, the signal is going to another page of the multisheet schematic.

\section*{3-5. 8800b BLOCK DIAGRAM DESCRIPTION (Figure 3-1)}

The 8800b computer contains four basic circuits; the Central Processing Unit (CPIJ), Memory, an Input/Output (I/O) section, and the Front Panel. The CPU controls the interpretation and execution of software instructions, and Memory stores the software information to be used by the CPU. The I/O section provides a communication link between the CPU and external devices. The Front Panel allows the operator to manually perform various operations with the 8800b. The 8800b basic block diagram and accompanying text (paragraphs 3-6 and 3-7) explain the CPU's communication with the memory (and I/0) circuits and with the front panel. The system clock, power-on operation and run operation are explained in paragraphs 3-3 through 3-10.

\section*{3-6. CPU TO MEMORY OR I/O OPERATION}

The Memory or I/O section operation repuires several signals that allow transfer of data to and from the CPU. The ADDRESS bus (AD-AI5) consists of sixteen individual lines from the CPU to Memory and \(I / 0\) devices. The signals on this bus represent a particular


Figure 3-1. 8800b Basic B3ock.
memory address location or external device number that is needed to establish communications with Memory or I/O devices. Once the address data (AD-A15) is presented to Memory or I/0 devices, the CPU generates various STATUS signals. The STATUS signals enable decoding of a memory address or conditions the I/O device card to send or receive data from the CPU

Data from Memory or I/O devices is presented on the DATA IN lines (DID-DI7) and applied to eight non-inverting bus drivers. The drivers are enabled by a PDBIN signal from the CPU and a \(\overline{B C}\) (bus control) signal. The \(B C\) signal is LOW when the Front Panel is not in operation. The eight non-inverting bus drivers, when enabled, present the input data to BI-DATA Jines (DQ-D7) which input the data to the CPU.

Data outputted to Memory or I/O devices is presented to the DATA OUT lines (DOD-D07) from the CPU. The RDY (ready) line either forces the CPU to a wait state while data is being transferred or allows the CPU to process data.

\section*{3-7. FRONT PANEL OPERATION}

The Front Panel Operation is very similar to Memory or I/O section operation. The Front Panel gains control of the CPU by producing a HIGH \(8 C\) signal. The BC signal disabies the DATA IN (DID-DI7) Tines from a Memory or I/O Device and enables the FDID-FDI7 lines. The FDID-FDI7 lines contain Front Panel data which is transferred to the CPU upon the occurence of the PDBIN signal. All data from the CPU to the Front Panel is applied to the DATA OUT (DOD-D07) lines and displayed on the Front Panel.

\section*{3-8. SYSTEM CLOCK}

The system clock (F) for the 8800 b is located on the CPU circuit card (Figure 3-14, zone B7). The system clock generates phase 1 and phase 2 outputs derived from the external crystal (XTAL 1). The \(\emptyset 1\) and \(\emptyset 2\) outputs operate at a frequency of 2 MHz , which determines the speed at which the 8080 (M) will operate. The \(\emptyset 1\) and \(\emptyset 2\) clock signals are presented to the bus (zone A7) through inverter A and inverter bus driver J, respectively. The 01 clock is used by memory and external I/O cards, and the \(\emptyset 2\) clock is applied to the 24-bit counter on the Display/Control card (Figure

3-16, sheet 1 , zone D2) through the Interface card (Figure 3-15, sheet 2 , zone B 3 ).

\section*{3-9. POWER ON CLEAR OPERATION}

Positioning the ON/OFF switch to ON causes a power on clear (POC) operation to be performed, resetting the 8800 b circuitry. The POC signal is generated on the CPU card (Figure 3-14, zone A3) when VCC is applied. With VCC present, capacitor C4 will charge to the VCC potential in 100 milliseconds because of the RC time constant of C4 and resistor Rl7. The 100 millisecond delay disables (turns off) transistor \(Q 3\), producing a LOW \(\overline{\mathrm{POC}}\) signal to the bus (pin 99 ) through inverters \(S\) and \(J\) (zone A2). The \(\overline{P O C}\) signal is inverted by \(U\) on the Interface card (Figure 3-15, sheet 2, zone B2) and presented to the Display/Control card as a HIGH POC signal (Figure 3-16, sheet 2, zone D6). The POC input is inverted LOW by Tl (zone C6) and applied to three circuits on the Display/Control Card. It clears the M1 flip-flops (zone C7) through NOR gate Tl and inverter J (zone C6), insuring that single step operation is disabled. It presets the M1 flip-flop (zone C9) and disables NAND gate PI (zone B8) to insure that the 8800 b is not running. The \(\overline{P O C}\) signal (zone D9) is also present at NOR gate RT which inverts it HIGH to reset the PROM counter. The \(\overline{\overline{P O C}}\) signal is present to the external input/ output ( \(1 / 0\) ) cards and memory for similar initialization operations. Ouring the POC operation, two other functions are being performed.

On the Display/Contral card (Figure 3-16, sheet 1 , zone 02 ), a 24-bit counter is being clocked by \(\emptyset 2\) which will condition circuits on the Display/Control card. The \(\overline{\mathrm{CT}}\) output (zone D1) from the counter is applied to the clock (CK) input of quad latches Cl, F1, H1, G1, N1, UT, Y.1, and W1 (zones B9-BI) through nori-inverting bus driver KI (zones Al and DI ) and inverter Jl (zone CI ). The \(\overline{\mathrm{CJ}}\) signal clears the quad latches in the following manner to insure all latches are conditioned after POC. The inputs to quad latches CI, FI, H1, and G1 are HIGH because no switches are activated. After the first CTJ clock, all the \(\overline{0}\) outputs are LOW and applied to the inputs of quad latches \(N T, U T, Y 1\), and \(W 1\) (zones B9-B1).

The occurrence of the next \(\overline{\mathrm{CT3}}\) clock latches the Q outputs LOW and the \(\bar{Q}\) outputs HIGH during the POC operation.

When VCC is present in the CPU circuits, another RC time constant affects the clock generator F (Figure 3-14, zone B7). Capacitor C2 will charge to the VCC potential in 33 microseconds which is the time constant of C2 and resistor R10. The 33 microsecond delay allows the RESET output from \(F\) (zone B7) to clear the 8080 M internal circuits. The 8080 remains in this state because the READY output (zone B7) is LOW from F. The READY output from \(F\) will be affected during the run operation.

\section*{3-10. RUM OPERATION}

The Run Operation allows the 8080 on the CPU Board to start processing data to and from memory and external devices. The Run Operation is activated when the RUN/STOP switch on the 88000 front panel is momentarily depressed to RUN.

The RUN/STOP circuits are located on the Display/Control card (Figure 3-16, sheet 2, zone A9). When the RUN/STOP switch is momentarily depressed, a LOW is applied to quad latch Cl , input D2. The occurrence of the next C 13 clock (zone A1) causes the \(\overline{\mathrm{Q}}\) output at pin 6 of Cl (zone 89) to go HIGH. This HIGH is applied to quad latch N1, input D2. The next Cl 3 clock causes the Q output at pin 2 of \(\mathrm{N1}\) (zone B9) to go HIGH and allows NAND gate 91 to clear MI (zone C9). The Q output of M1 generates a LON RUN signal and LOW \(\overline{\text { FROY }}\) signal through HOR gate PI and inverter RI (zone D9).

The \(\overline{R U N}\) signal is applied to the Interface Card (Figure 3-15, sheet 2, zone D2) to condition the MD input of data latch \(G\) (sheet 3, zone A6). With MD enabled, output data from the CPU can be displayed on the 8800 b front panel if a STB input is present to G (discussed in Paragraph 3-40).

The \(\overline{F R D Y}\) signal is applied to the interface Card (Figure 3-15, sheet 2) to allow the 8080 to start processing data. The FRDY output is applied to pin 58 of the bus through inverter \(R\) and non-inverting bus driver \(H\) as a HIGH (zone AI). The HIGH on pin 58 of the bus enables NAND gate \(C\), pin 8 , LOW on the CPU (Figure 3-14, zone A7) which is inverted HIGH by B (zone 37) and applied
to the clock generator \(F\) RYDIN input. The RYDIN signal enables the READY output at F HIGH (zone B7) which allows the 8080 M (zone A8) to start processing data.

3-11. 8800b DATA PROCESSING OPERATION
The 8800 b data processing begins when the 8080 IC is enabled (Paragraph 3-10). With the 8080 IC enabled, the program ( \(P\) ) counter in the 8080 starts to increment or begins at a predetermined count established by the operator. The count in the \(P\) counter represents a location in memory which is examined by the CPU before the \(P\) counter increments to the next location. To examine each memory location, the CPL initiates an instruction cycle operation. Every instruction cycle consists of one, two, three, four, or five machine cycles. In order to perform a data processing operation, basic machine cycles are required.

The Instruction Fetch Machine cycle is a basic machine cycle needed to allow the CPU to fetch an instruction from memory. A memory read machine cycle is also a basic machine cycle that enables the CPU to communicate with a memory or external device for data transfer operations.

Thie following paragraphs discuss data transfers from an external device to the CPU, from the CPL to memory, from memory to the CPU, and from the CPU to an external device. However, the instruction fetch and memory read machine cycles used in the data transfers are discussed first because their operation is identical in ail of the data transfars. It is important to note that there are many variations of data transfer which are dependent on the programmer.

\section*{3-12. INSTRUCTION FETCH CYCLE}

The Instruction Fetch Cycle is the first machine cycle (MI) to be performed by the CPU in any data transfer operation. The memory location specified by the \(P\) counter contains data that the CPU interprets as an instruction. The first cycle must be a fetch cycle because, during the fetch cycle, the CPU is informed as to what operation will be performed next.

\section*{3-13. INSTRUCTION FETCH CYCLE OPERATION (Figure 3-2)}

The Instruction Fetch Cycle is initiated whenever the \(P\) counter is incremented to a new memory address location (e.g. \(000100_{8}\) ) where an instruction (e.g. \(072_{8}\) ) is stored. In order to fetch the \(072_{8}\) data from memory during machine cycle one, several signals are generated by the CPU.

A PSYNC output from the CPU is applied to memory to condition for address decoding. Next the ADDRESS \(\left(000 \mathrm{TOO}_{8}\right)\), consisting of sixteen parallel outputs (AD-A15) from the CPU, is presented to the Display/Control Card and memory. The AD through Al5 signals drive the appropriate address buffers, illuminating the light emitting diodes (LEDs) on the Display/Control Card. The ADDRESS and PSYNC signals present at the memory from the CPU initiate decoding of the memory address ( \(000 \mathrm{IOO}_{8}\) ).

The CPU then generates three signals, SM1, SMEMR, and \(\$ 1\) CLOCK to complete the Instruction Fetch Cycie. The SM1 output is applied to the Display/Control Card through the Interface Card to light the MT (machine cycle 1) LED on the 8800b front panel. The SMEMR and \(\$ 1\) CLOCK outputs are applied to memory to allow decoding of the memory address ( \(000 \mathrm{l0O}_{8}\) ). With the memory address decoded, the \(072{ }_{8}\) data present in that location is transferred to the CPU on the eight DATA IN (DID-DI7) lines. The DIG 1 input to the CPU from the Interface Card is enabled when the 8800 b is in the run mode (see paragraph 3-10). This permits the memory data to be transferred to the CPU. The SMEMR output is applied to the Display/ Control Card through the Interface Card to light the MEMR (memory read) LED on the 88000 front panel. This operation is performed when the \(P\) counter is incremented, indicating a new memory address.

\section*{3-14. INSTRUCTION FETCH CYCLE OETAILED OPERATION}

The following paragraphs describe the Instruction Fetch Cycle operation in detait. Refer to Figure 3-3, Instruction Fetch Cycle Timing, during the explanation. The Instruction Fetch Cycle operation (MI) requires four \(\$ 1\) and \(\emptyset 2\) clock pulses. Each clock period performs a particular operation as described in the following paragraphs.
\begin{tabular}{l}
\(\omega\) \\
\(\substack{1 \\
\hline \\
\hline}\)
\end{tabular}

DIG 1

iorii, 1977
3800 l
Figure 3-2. Instruction Fetch Cycle Block Digaram


Figure 3-3. Instruction Fetch Cycie ilming.

During the latter portion of \(T 1\), several outputs are generated by the CPU (M) (Figure 3-14): address data AD through A15 (zone B8), status data \(D 0\) through D7, and a SYNC signal (zone C8). The \(A 0\) through Al5 data is applied to memory via the bus through non-inverting bus drivers, \(U, P\), and \(N\) (zone \(B 9\) ) on the CPU. The address data ( \(A 0-A 15\) ) is also applied through inverters \(P, N\), and \(X\) on the Interface card (Figure 3-15, sheet 1 , zone B5) and presented to the Display/Control card. The AD through A15 signals present on the Display/Control card light the appropriate \(A D\) through \(A 15\) LEDs, indicating the memory address.

The DD through D7 data is applied to \(K\) (zene B5) on the CPU through the bi-directional circuits \(D\) and \(E\). The status data is enabled through \(D\) and \(E\) at this time because \(\overline{C S}\) and \(\overline{D I E N}\) are LOW. The SYNC output is applied to the clock generator F (zone B7) and memory as PSYNC via pin 76 (zone DI) on the bus through the non-inverting bus driver \(V\) (zone D8). The PSYNC signal conditions memory to decode the address data. The SYNC input at \(F\) will enable a signal during T2.

During the beginning of T2, a low STSTB (zone B7) is generated from \(F\) as a result of the HIGH SYNC input and internal timing of F. The \(\overline{S T S T B}\) is applied to the data latch \(K\) (zone 85 ), allowing the status data \(D \emptyset\) through \(D 7\) to be stored in \(K\). The status data present at the output of \(K\) conditions the memory to fetch the instruction ( \(072_{8}\) ) from its addressed memory location (e.g. \(000100_{8}\) ) by enabling the following signals.

A SMI and SME:MR HIGH output from \(K\) is presented on pins 44 and 47 of the bus (zone A5) through non-inverting bus drivers \(X\) and \(R\). The SMl and SMEMR signals are applied through inverter \(V\) on the Interface card (Figure 3-15, sheet 2, zone B5) and presented to the Display/Control card as SMT and SMEMR. The SMT and SMEMR signals present on the Display/Control card light the M1 and MEMR LEDs (Figure 3-16, sheet 3, zone C3) on the front panel of the 8800b, indicating machine cycle one is performing a memory read operation. The SMEMR output from the CPU (Figure 3-14, zone A5) is applied to memory, initiating a data transfer to the CPU during T3.

At the beginning of \(T 3\), the instruction \(\left(072_{8}\right)\) data is transferred from memory to \(M\) on the CPU. The memory data (DID through DI7) is supplied to the CPU card (Figure 3-14, zone BI) from the bus. The data is presented to \(M\) through bi-directional gates \(D\) and \(E\) (zone C7), inverter bus drivers \(L\) and \(J\) (zone B4), and inverters \(Y\) and \(S\) (zone B3) by the DBIN signal.

At the latter portion of T 2 and the beginning of T 3 , a high DBIN output (zone C8) is generated by M. The DBIN output is applied to the DIEN inputs (zone C7) of \(D\) and \(E\) and pin 4 of NAND gate \(C\) (zone 84) as POBIN. This signal enables pin 6 of NAND gate \(C\) LOW (DIGI is high when the front panel is not used). This allows data input from memory (DID-DI7) to be enabled through inverting bus drivers \(L\) and \(J\) (zone B4) and applied through bi-directional gates \(D\) and \(E\) to \(M\) (zone C7).

Clock period T4 of machine cycle one allows for 8080 processing of the received instruction data from memory. If the instruction data present in the CPU requires a data transfer to or from an external device, a memory read cycle (M2) is initiated. However, if the instruction data present in the CPU requires a data transfer to or from memory, two memory read cycles (M2 and M3) are initiated.

\section*{3-15. MEMORY READ CYCLE}

The Memory Read Cycle (M2) follows the Instruction Fetch Cycle (M1). During a Memory Read Cycle, an address is transferred to the CPU from memory. This address is either an external device number or a memory location (depending upon the instructions received during M7).

\section*{3-16. MEMORY READ CYCLE OPERATION (Figure 3-4)}

The CPU performs one or two Memory Read Cycle operations. If the CPU is to communicate with an external device, one Memory Read Cycle is required because the external device number consists of 8 data

DIG 1


Figure 3-4. Memory Read Cycle Block Diagram
bits (l byte). However, if the CPU is instructed to communicate with memory, two Memory Read Cycles are required because the memory address consists of 16 data bits (2 bytes).

The two Memory Read Cycles obtain the memory address (e.g. \(000 \mathrm{200}_{8}\) ) that is required by the CPU to complete the instruction. Since one byte ( 8 bits) of the two byte address is transferred during one Memory Read Cycle, two cycles are required. The first Memory Read Cycle obtains the least significant bits (LSBs) of the address \(\left(\mathrm{COO}_{8}\right)\) from memory and stores them in the CPU. The second cycle obtains the most significant bits (MSBs) of the address ( \(\mathrm{OOO}_{8}\) ) from memory and stores them in the CPU.

The Memory Read Cycles are very similar to the Instruction fetch Cycle. They require a memory address location (e.g. \(0001_{8}\) and \(000 \mathrm{TO}_{8}\) ) that indicates where the LSBs and MSBs of the address (000 \(\mathbf{2 0 0} \mathbf{8}\) ) are stored. After completion of the Instruction Fetch Cycle, the program counter in the CPU is incremented to \(000{ }_{101}^{8}\) and the first Memory Read Cycle is initiated. Several signals are generated by the CPU in order to read the LSBs of the address \(\left(200_{8}\right)\) from memory.

A PSYNC output from the CPU is applied to memory through the Interface Card to condition the memory for address decoding. Next the ADDRESS ( \(000 \mathrm{lO}_{8}\) ), consisting of sixteen parallel outputs (A \(\emptyset-\) AT5) from the CPU, is presented to the Display/Control Card and memory. The \(A \emptyset\) through A15 signals light the appropriate address light emitting diodes (LEDs) on the Display/Control Card. The ADDRESS and PSYNC signals present at the memory from the CPU injtiate decoding of the address ( \(00010 \mathrm{~T}_{8}\) ).

The CPU then generates three signals, SMEMR, PDBIN, and \(\emptyset 1\) to complete the Memory Read Cycle. The SMEMR, POBIN, and \(\emptyset 1\) outputs are presented to memory to enable decoding of the address ( \(000101_{8}\) ). With the address decoded, the \(200_{8}\) data presen: in that location is transferred to the CPU on the eight DATA IN (DI \(\varnothing\)-DI7) lines. The OIGI input to the CPU from the Interface Card is enabled when the 8800 b is in the run mode, permitting memory data to be transferred to the CPU.

The SMEMR output is presented to the Display/Control Card through the Interface Card to light the MEMR (memory read) LED on the 8800 b front panel. The second Memory Read Cycle operation is identical to the first. It transfers the MSBs of the address \(\left(000_{8}\right)\) to the CPU.

\section*{3-17. MEMORY READ CYCLE DETAILED OPERATION}

The following paragraphs describe the Memory Read Cycle operation in detail. Refer to Figure 3-5, Memory Read Cycle Timing, during the explanation.

The two Memory Read Cycle operations (M2 and M3) obtain the memory address (e.g. \(000 \mathrm{200}_{8}\) ) required by the CPU to complete an instruction. As stated previously, the LSBs of the address ( \(200_{8}\) ) are transferred to the CPU during M2, and the MSBs of the address \(\left(000_{8}\right)\) are transferred to the CPU during M3. There are three clock periods (T1-T3) required for each Memory Read Cycle operation.

During the latter portion of T1, several outputs are generated by the CPU (Figure 3-14); Address data AD through Al5 (zone B8), status data \(D \varnothing\) through 07 , and a SYNC signal (zone C8). The AD through Al5 data is presented to memory and the 8800 b front panel via the bus through non-inverting bus drivers \(U, P\), and \(N\) (zone B9) on the CPU. The \(D 0\) through D7 data is applied to \(K\) (zone \(B 5\) ) on the CPU through the bi-directional circuits \(D\) and \(E\). The status data is enabled through \(D\) and \(E\) at this time because \(\overline{C S}\) and \(\overline{\text { DIEN }}\) are LOW. The SYNC output is applied to the clock generator F (zone B7) and memory as PSYNC via pin 76 (zone 01) on the bus through non-inverting bus driver \(V\) (zone D8). The PSYNC signal conditions memory to decode the address data.

During the beginning of \(T 2\), a STSTB (zone E7) is generated (LOW) from \(F\) as a result of the HIGH SYNC input and internal timing of \(F\). The STSTB is applied to the data latch \(K\) (zone B5), allowing the status data \(D \varnothing\) through 07 to be stored in \(K\). The status data present at the output of \(K\) allows the CPU to read the LSBs of the memory address


Figure 3-5. Semory Read cycia Tining.
location (ex. \(00010!_{8}\) ) by enabling the SMEMR signal.
A SMEMR output (HIGH) from \(K\) is presented on pin 47 of the bus (zone A4) through non-inverting bus drivers \(X\) and \(R\). The SMEMR signal is applied through inverter \(V\) on the Interface Card (Figure 3-15, sheet 2, zone B4) and presented to the Display/Control card as SMEMR. The SMEMR signal present on the Display/Control card lights the MEMR LED (Figure 3-16, zone C3) on the front panel of the 8800 b , indicating a memory read operation is occurring. The SMEMR output from the CPIJ (Figure 3-14, zone A5) is applied to memory in order to initiate a data transfer to the CPU during \(T 3\).

At the beginning of \(T 3\), the LSBs of the memory storage location \(\left(\mathrm{ZOO}_{8}\right)\) are transferred from memory to the 8080 (M) on the CPU. The memory data in (DID through DI7) is applied to the CPU card (Figure 3-14, zone 81) from the bus. The data is presented to \(M\) through bi-directional gates \(D\) and \(E\) (zone \(C 7\) ), inverter bus drivers \(L\) and \(J\) (zone B4), and inverters \(Y\) and \(S\) (zone 83 ) by the PCBIN signal.

At the latter portion of \(T 2\) and the beginning of \(T 3\), a \(D B I N\) output (zone C8) HIGH is generated by M. The DBIN output is applied to the \(\overline{D I E N}\) inputs (zone \(C 7\) ) of \(D\) and \(E\) and pin 4 of NAND gate \(C\) (zone B4) as PDBIM. This signal enables pin 6 of NAND gate C LOW (DIG 1 is high when front panel is not used). This allows the data in from memory (DIO - DI7) to be enabled through inverting bus drivers \(L\) and \(J\) (zone 84 ) and applied through bi-directional gates \(D\) and \(E\) to \(M\) (zone C7). The second Memory Read Cycle operation (M3) transfers the contents of memory address (000 1028) which contain the MSBs of the memory address number to the CPU. It is important to note that oniy one Memory Read Cycle operation is required if the CPU is to communicate with an external device.

3-18. EXTERNAL DEVICE TO CPU DATA TRANSFER
An External Device to CPU data transfer is accomplished when an input instruction ( \(333_{8}\) ) is fetched from a memory location during \(M 1\), and the external device number ( \(X X X_{8}\) ) is read from a memory location during M2 by the CPU. The data from the external device is transferred to the CPU by an Inout Read Cycle operation (M3).

3-19. INPUT READ CYCLE OPERATION (Figure 3-6)
The Input Read Cycle operation will allow the CPU to obtain data from an external device. After the completion of the Memory Read Cycle (M2), the program counter is not incremented until the completion of the Input Read Cycle. Several signals are generated by the CPU in order to obtain data from the external device.

The SINP output and external device ADDRESS ( \(\mathrm{XXX}_{8}\) ) number, consisting of the first eight individual outputs ( \(A \bar{\nabla}-\mathrm{A} 7\) ) from the CPU, is presented to the external device input/output channel, thereby enabling the I/0 card. With the \(1 / 0\) enabled, a PDBIN signal from the CPU allows the I/O to transfer the external device data to the CPU on the eight DATA IN (DID-DI7) lines for storage. The DIG 1 input to the CPU from the Interface is enabled during the 8800 b run mode and allows the external device data to be stored in the CPU. The SINP and AD through AI5 outputs are supplied to the Display/Control Card through the Interface Card to illuminate the INP (input) and ADDRESS LEDS on the 8800 front panel.

\section*{3-20. INPUT READ CYCLE DETAILED OPERATION}

The following paragraphs describe the Input Read Cycle operation in detail. Refer to Figure 3-7, Input Read Cycle Timing, during the explanation. The Input Read Cycle operation (M3) requires three \(\emptyset 1\) and \(\emptyset 2\) clock pulses. During each clock period, a specific operation is performed as described in the following paragraphs.

During the latter portion of \(T 1\), several outputs are generated by the CPU (Figure 3-14); address data \(A D\) through A15 (zone 88), status data \(D 0\) through \(D 7\), and a SYNC signal (zone C8). The \(A D\) through Al5 data contains the external device number (AD-A7 and A8-A15 contain identical data) and is applied to the I/O card via the bus through non-inverting bus drivers \(U, P\), and \(N\) (zone B9) on the CPU in order to enable the I/O card. The address data (AD-A15) is also applied through inverters \(P\), \(W\), and \(X\) on the Interface Card (Figure 3-15, sheet 1 , zone B5) and


DATA IN (DID-DI\%)

Figure 3-6. Input Read Cycle Block Diagram


Figure 3-7. Input Read Cycle Tining.
presented to the Display/Control card. The AD through Al5 signals present on the Display/Control card (Figure 3-16, sheet 3, zone A9-A4) light the appropriate AD through A15 LEDs, indicating the address of the external device. (Recall that when addressing an I/O device, the address is repeated on the upper eight and lower eight address LEDs.) The \(D \varnothing\) through 07 data is applied to K (Figure 3-14, zone B5) on the CPU through the bidirectional circuits \(D\) and \(E\). The status data is enabled through \(D\) and \(E\) at this time because \(\overline{C S}\) and \(\overline{D I E N}\) are LOW. The SYNC output is applied to the clock generator \(F\) (zone B7), conditioning \(F\) to generate a signal during \(T 2\).

At the beginning of \(T 2\), a \(\overline{S T S T B}\) (zone B7) is generated 10 W from \(F\) as a result of the HIGH SYNC input and internal timing of F. The STSTB is applied to the data latch \(K\) (zone B5), allowing the status data \(D \emptyset\) through \(D 7\) to be stored into K. The status data present at the output of \(K\) conditions the I/O card to send data to the CPU by enabling the SINP signal.

A SINP output from \(K\) is presented HIGH on pin 46 of the bus (zone A4) through non-inverting bus driver \(R\). The SINP signal is applied through inverter \(V\) on the Interface Card (Figure 3-15, sheet 2, zone B5) and presented to the Display/Control card as \(\overline{S I N P}\). The \(\overline{S I N P}\) signal present on the Display/Control card lights the INP LED (Figure 3-16, sheet 3, zone C3) on the front panel of the 8800b, indicating data is being received from an external device. The SINP output from the CPU is applied to the external device \(1 / 0\) card in order to initiate a data transfer to the CPU during T3.

At the beginning of \(T 3\), the external device data is transferred to \(M\) on the CPU via the bus. The external device data in (DID through DI7) is applied to the CPU card (Figure 3-14, zone 81) from the bus. Tine data is presented to the 8080 (M) through bi-directional gates \(D\) and \(E\) (zone \(C 7\) ), inverter bus drivers \(L\) and \(J\) (zone B4), and inverters \(Y\) and \(S\) (zone B3) by the POBIN signal.

At the latter portion of \(T 2\) and the beginning of \(T 3\), a DBIN output (zone C8) HIGH is generated by M. The DBIN output is applied to the DIEN inputs (zone C7) of D and E, pin 4 of NAND gate \(C\) (zone B4) and the bus pin 78 (zone DI) as POBIN: This
signal enables pin 6 of NAND gate C LOW (DIG 1 is HIGH when the front panel is not used), allowing the data input from the \(1 / 0\) card (DIDDI7) to be enabled through inverting bus drivers \(L\) and \(J\) (zone B4) and applied through bi-directional gates \(D\) and \(\varepsilon\) to \(M\) (zone C7). The data at the external device is presented on the bus by the occurrence of PDBIN. After the external device data is stored in the CPU, the \(P\) counter is incremented, thus ending the Input Read Cycle operation.

3-21. CPU TO MEMORY DATA TRANSFER
A CPU to Menory data transfer is accomplished whenever an instruction is encountered to perform this operation. For example, a store accumulator STA \(\left(\mathrm{OEF}_{8}\right)\) instruction requires the accumulator in the CPU to transfer its contents to memory. The STA instruction is fetched during M1 and its storage location determined in memory read cycles M2 and M3. The accumulator data is transferred to memory by a Memory Write Cycle operation (M4).

\section*{3-22. MEMORY WRITE CYCLE BASIC OPERATION (Figure 3-8)}

The Memory Write Cycle operation will allow the CPU to transfer data to the memory. Several signals are generated by the CPU in order to transfer data to the memory.

The SWO output from the CPU is applied to the Display/Control through the Interface to light the wo (write out) LED on the 8800 b front panel. The ADDRESS ( \(\mathrm{XXX} \times \mathrm{XXX}_{8}\) ), consisting of fifteen individual outputs ( \(A D-A 15\) ) from the \(C P U\), is presented to the Display/Control and memory. The AD through Al5 signals light the appropriate address LEDs on the Display/Control. The ADDRESS and PSYNC signals present at the memory from the CPU can also initiate decoding of the memory address. With the memory conditioned, eight DATA OUT lines (000-007) transfer the CPU data to the memory for storage. The \(\overline{P W R}\) and \(\overline{S O U T}\) outputs from the CPU are applied to the Interface to produce a MWRITE signal which allows the memory to store the data.


Figure 3-8. Memory Write Cycle Block Diagram

\section*{3-23. MEMORY WRITE CYCLE DETAILED OPERATION}

The following paragraphs describe the Memory Write Cycle operation in detail. Refer to Figure 3-9, Memory Write Cycle Timing, during the explanation. The Memory Write Cycle operation (M4) requires three \(\emptyset 1\) and \(\emptyset 2\) clock pulses. Each period performs a certain operation as described in the following paragraphs.

During the latter portion of Tl , several outputs are generated by the CPU 8080 IC (Figure 3-14); Address data AD through A15 (zone B8), status data \(D \varnothing\) through D7, and a SYNC signal (zone C8). The AD through A15 data contains the memory storage location address (ex. \(000 \mathrm{AOO}_{8}\) ) which is applied to the memory card via the bus through non-inverting bus drivers \(U, P\), and \(N\) (zone 89) on the CPU in order to enable the memory. The address data (AD-A15) is also applied through inverters \(P\), \(W\), and \(X\) on the Interface Card (Figure 3-15, sheet 1 , zone B5) and presented to the Display/Control card. The AD through Al5 signals present on the Display/Control card (Figure 3-16, sheet 3, zones A9-A5) light the appropriate \(A 0\) through A15 LEDs, indicating the memory location address. The DD. through \(\mathrm{D7}\) data is applied to K on the CPU (Figure 3-14, zone 85) through the bi-directional circuits \(D\) and \(E\). The status data is enabled through \(D\) and \(E\) at this time because \(\overline{C S}\) and \(\overline{D I E N}\) are LOW. The SYNC output is applied to the clock generator F (zone B 7 ), conditioning F to generate a signal during T 2 .

During the beginning of T2, a LOW STSTB (zone 37) is generated from \(F\) as a result of the HIGH SYNC input and internal timing of \(F\). The \(\overline{S T S T B}\) is applied to the data latch \(K\) (zone B5) allowing the status data D0 through D7 to be stored into K. The status data present at the output of \(K\) indicates a write output operation is being performed. However, the distinction of whether the data from the CPU is being transferred to a memory or an external device is determined by the status of the SOUT signal (zone A5). During a Memory Write Cycle, the SOUT signal is LOW and applied to the Interface Card (Figure 3-15, sheet 2). The SOUT signal is inverted HIGH by \(V\) and applied to pin 2 of NAND gate \(A\) (zone C3).


Figure 3-9. Senory Write Oycle Timing.

The \(\overline{S W O}\) output from \(K\) is presented on pin 97 of the bus (zone A4) through non-inverting bus driver \(X\) as a LOW. The SWO signal is applied through inverter \(M\) on the Interface Card (Figure 3-15, sheet 2, zone B6) and presented to the Display/ Control card as SWO. The SWO signal present on the Display/ Control card lights the WO LED (Figure \(3-16\), zone \(C 3\) ) on the front panel of the 8800b, indicating data is being transferred to memory from the CPU.

At the beginning of 73 , the CPU data is transferred to the memory via the bus. The CPU data out (DOD through DO7) is applied to the bus (zone Cl) through bi-directional gates \(D\) and \(E(\overline{C S}\) and \(\overline{\mathrm{DIEN}}\) are LOW) and non-inverting bus drivers \(M\) and \(W\) (zones C7 and C3). The bus data is presented to memory and written in by the MNRITE signal.

After the CPU data is settled on the bus and presented to menory, a \(\overline{W R}\) signal (zone C8) is generated LOW by \(M\). The \(\overline{W R}\) signal is applied to pin 77 (zone D1) of the bus through noninverting bus driver \(V\) (zone D8) as \(\overline{P W R}\). The \(\overline{\text { PWR signal is }}\) inverted HIGH by \(U\) on the Interface Card (Figure 3-15, sheet 2, zone B3) and applied to pin 1 of NAND gate \(A\) (zone C3), enabling pin 6 LOW ( \(\overline{\text { SOUT }}\) is HIGH on pin 2). The LOW at pin 6 forces the output of NOR gate \(A\) (zone C2) HIGH which is applied to pin 68 of the bus through non-inverting bus driver \(H\) (zone B2) as MFRITE. The MNRITE signal allows the memory to store the CPU data in the addressed memory location, thus completing the CPU to memory data transfer.

3-24. MEMORY TO CPU DATA TRANSFER
A Memory to CPU data transfer is accomplished whenever an instruction is encountered to perform this operation. For example, a load accumulator LDA \(\left(072_{8}\right)\) instruction requires the specified addressed memory location to transfer its contents to the accumulator in the CPU. The LDA instruction was fetched during MT and the specified memory location determined during the memory read cycles, M2 and M3. The memory data is transferred to the CPU by an additional Memory Read Cycle operation (M4). The :M4 operation
requires the CPU to output the specified addressed memory location to memory, allowing the data in the specified addressed memory location to be transferred to the CPU in an identical manner as M2.

For a detailed operation description of the M2 cycle, refer to Paragraph 3-17. Note as you read the description that the specified memory address location is presented to memory on the fifteen individual address lines, allowing that location to transfer its data to the CPU.

\section*{3-25. CPU TO EXTERNAL DEVICE DATA TRANSFER}

A CPU to External Device data transfer is accomplished when an output instruction ( \(323_{8}\) ) is fetched from a memory location during \(M 1\), and the external device number ( \(X X X_{8}\) ) is read from a memory location during M2 by the CPU. The data from the CPU is transferred to the external device by an Output Write Cycle operation (M3).

\section*{3-26. OUTPUT WRITE CYCLE BASIC OPERATION (Figure 3-10)}

The Output Write Cycle operation will allow the CPU to output data to an external device. After completion of the Memory Read Cycle (M2), the program counter is not incremented until the completion of the Output Write Cycle. Several signals are generated by the CPU in order to transfer the data to the external device.

The SOUT and PSYNC external device AODRESS ( \(X X X_{8}\) ) number, consisting of sixteen individual outputs (AO-A7) from the CPU, is presented to the external device (I/O) to condition the I/O card. With the I/O conditioned, a \(\overline{P W R}\) signal from the CPU allows the \(1 / 0\) to transfer the CPU data via the DATA OUT (DOØ-007) lines to the external device. The \(\overline{S W O}\) output from the CPU is presented to the Display/Control through the Interface to light the WO (write output) LED on the 8800 b front panel. The SOUT and \(A 0\) through \(A 15\) outputs are applied to the Display/Control through the Interface to light the OUT output and ADDRESS LEDs on the 8800 b front panel.


Figure 3-10. Output Write Cycle Block Diagram

\section*{3-27. OUTPUT WRITE CYCLE DETAILED OPERATION}

The following paragraphs describe the Output Write Cycle operation in detail. Refer to Figure 3-11, Output Write Cycle Timing, during the explanation. The Output Write Cycle operation (M3) requires three \(\emptyset 1\) and \(\emptyset 2\) clock pulses. Each clock period performs a certain operation as described in the following paragraphs.

During the latter portion of Tl , several outputs are generated oy the CPU 8080 IC (Figure 3-14); Address data AD through \(A l 5\) (zone \(B 8\) ), status data \(D D\) througn \(D 7\), and a SYilC signal (zone C8). The \(A \varnothing\) through Al5 data contains the external device number and is applied to the I/O card via the bus through noninverting bus drivers \(U, P\), and \(N\) (zone B9) on the CPU in order to enable the \(1 / 0\) card. The address data (AD-Al5) is also applied through inverters \(P, W\), and \(X\) on the Interface Card (Figure 3-15, sheet 1, zone 85) and presented to the Display/ Control card. The AD through A15 signals present on the Display/ Control card light the appropriate \(A \varnothing\) through Al5 LEDs, indicating the address of the external device. The \(D \varnothing\) through \(D 7\) data is applied to \(K\) (zone B5) cn the CPU through bi-directional circuits \(D\) and \(E\). The status data is enabled through \(D\) and \(E\) at this time because \(\overline{C S}\) and \(\overline{D I E N}\) are LOW. The SYNC output is applied to the clock generator \(F\) (zone B7) which conditions \(F\) to generate a signal during T 2 .

At the beginning of T2, a STSTB (zone B7) is generated LOW from \(F\) as a resuit of the HIGH SYMC input and internal timing of F. The \(\overline{S T S} \bar{S} \bar{B}\) is applied to the data latch \(K\) (zone B5), allowing the status data \(D \varnothing\) through \(D 7\) to be stored into K. The status data present at the output of \(K\) conditions the \(I / O\) card to receive data from the CPU by enabling the SOUT and \(\overline{\operatorname{Sin}} \mathbf{O}\) signals.

A SOUT output from \(K\) is presented HIGH on pin 45 of the bus (zone A4) through non-inverting bus driver \(X\). The SOUT signal is applied through inverter \(V\) on the Interface Card (Figure 3-15, zone B5) and presented to NAND gate A (zone C3) and the Display/Control card as SOUT. The SOUT signal disables NAND gate A to insure that a MIRITE output is not produced when writing data to an external


Figure 3-11. Dutput Nrite Oycle Tiring.
device. It is applied to the Display/Control to light the "OUT" LED (Figure 3-16, sheet 3, zone B3), indicating data is being transferred from the CPU to an external device. The SOUT output from the CPU (Figure 3-14, zone AS) is applied to the external device I/O card in order to injtiate a data transfer from the CPU during T3.

At the beginning of T3, the CPU data is transferred to the external device via the bus. The CPU data out (DO@ through DO7) is applied to the bus (zone CT) through bi-directional gates \(D\) and \(E\) ( \(\overline{C S}\) and \(\overline{D I E N}\) are LOW) and non-inverting bus drivers \(M\) and \(W\) (zones C7 and C3). The bus data is presented to the external device and written in by the \(\overline{P W R}\) signal.

After the CPU data is settled on the bus, a \(\overline{W R}\) signal (zone \(C 8\) ) is generated LOW by \(M\). The \(\overline{W R}\) signal is applied to pin 77 (zone DI) of the bus through non-inverting bus driver \(V\) (zone D8) as \(\overline{P W R}\). The \(\overline{P W R}\) signal allows the external device to store the CPU data, thus completing the CPU to external device data transfer.

3-28. FRONT PANEL OPERATICN
A variety of functions may be performed through the operation of the front panel: e.g. selecting a starting location for a program, examining memory locations, single stepping through a program, depositing and displaying CPU accumulator data, and depositing data into a specified memory location. Each of the functions performed on the 8800b front panel are discussed in the following paragraphs. The run operation was discussed in Paragraph 3-10.

3-29. FRONT PANEL BLOCK DIAGRAM (Figure 3-12)
The front panel switches allow the operator to assume control of the CPU. The CPU is controlled by a FRDY signal which is generated from the front panel display control circuits. The FRDY signal places the CPU in either a wait condition or a run operation.

The CPU is placed in a wait condition when the Switches and Decoding circuits sense that the RUN/STOP switch on the front panel is positioned to STOP. A STOP signal is applied to the Stop/Run

FRDY


Figure 3-12. Front Panel Block Diagram

Control circuits to disable (HIGH) the \(\overline{\mathrm{RUN}}\) signal. The \(\overline{\mathrm{RUN}}\) signal forces the CPU to a wait condition by disabling (LOW) the FRDY line. The CPU will not enter a wait condition until the PSYNC, \(\overline{D 05}\), and STSTB signals are presented to the Stop/Run Control circuits. The presence of these signals insures that the CPU will stop during the first machine cycle of an instruction cycle.

The CPU is placed in a single step (SS) or slow run operation by the generation of an SS or SLOW signal from the Switches and Decoding circuits. The SS or SLOW run operation allows the CPU to perform one instruction cycle. The SS signal is applied to the SS Control circuit, enabling (LOW) the \(\overline{S S}\) signal. The \(\overline{S S}\) signal allows the CPU to execute one instruction cycle by enabling the FRDY signal. Upon the completion of the instruction cycle, the CPU attempts to perform another instruction cycle, but the PSYNC, \(\bar{D} 05\), and STSTB signals reset the \(S S\) Control circuits forcing the CPU to a wait condition.

3-30. STOP OPERATION
The stop operation allows the operator to use the switches on the 8800 b front panel. The stop operation is activated when the RUN/STOP switch on the 8800 b front panel is momentarily depressed to STOP.

The RUN/STOP circuits are located on the Display/Control card (Figure 3-16, sheet 2, zone A9). With the RUN/STOP switch momentarily depressed, a LOW is applied to quad latch CI , input 01 . The occurrence of the next Cl 3 clock (zone AI) causes the \(\bar{Q}\) output at pin 3 of Cl (zone B9) to go HIGH which is applied to quad latch NT, input DI. The next Cl3 clock causes the 0 output at pin 7 of N1 (zone B9) to go HIGH which is applied to the D input of MI. A HIGH present at \(D\) produces a clock pulse to set MI, stopping the CPU.

The clock pulse that sets \(M 1\) is derived from three signals: \(\overline{005}, \overline{P S Y N C}\), and \(\overline{S T S T B}\) (zone D8). The signals are enabled during machine cycle 1 (paragraph 3-14) of an 8800b instruction cycle, and their presence generates a clock to \(M 1\) (zone C9). This insures that the 8800 b stops during the first machine cycle of an instruc-
tion cycle. The DO5 signal is generated by the CPU (Figure 3-14, zone C 1 ) and presented to pin 39 of the bus as a HIGH through the bi-directional gate \(E\) (zone \(\mathbf{C 7}\) ) and non-inverting bus driver \(W\) (zone C3) and applied to the Interface Card (Figure 3-15, sheet 2, zone C2). The D05 signal is inverted by \(Y\) (zone B2) and inverted again by R1 on the Display/Control Card (Figure 3-16, sheet 2, zone D8) and applied HIGA to pin 3 of NAND gate D1 (zone C8). The PSYNC is generated by the CPU (Figure 3-14, zone D1) on pin 76 of the bus as a HIGH through non-inverting bus driver \(V\) (zone D8) and applied to the Interface Card (Figure 3-15, sheet 2, zone A3). PSYNC is inverted by \(U\) (zone B 3 ) and Rl on the Display/Control Card (sheet 5, zone B3) and applied HIGH to pin 4 of NAND gate D1 (zone C8).

The \(\overline{\text { STSTB }}\) is generated by the CPU (Figure 3-14, zone A4) to pin 56 of the bus as a LOW through non-inverting bus driver \(R\) and applied to the Interface Card (Figure 3-15, sheet 2, zone A4). The \(\overline{\text { STSTB }}\) is inverted and then inverted again by the Interface Card (sheet 2, zone A4) and appiied to pin 5 of NAND gate 01 on the Display/ Control Card (Figure 3-16, sheet 2, zone C8) as a HIGH. These signals allow NAND gate 01 to produce a HIGH at gate P1, pin 6 (zone C8), which sets M1. The \(\bar{Q}\) output of M1 goes LOW and is applied through KI (zone A8) to enable all the front panel switches. The \(\vec{Q}\) output is also presented to gate P1 which keeps a high on the CK input of M1 (zone C9), insuring that \(M 1\) remains set after the stop switch is released.

Because M1 is set, the Q output of M1 (zone C9) is HIGH, disabling the \(\overline{R U M}\) and \(\overline{F R D Y}\) signals. The \(\overline{F R D Y}\) signal is applied to NAND gate \(C\) on the CPU (Figure 3-14, zone A8) through the Interface (Figure 3-15, sheet 2, zone AT) as a LOW. This inhibits the RDYiN signal at \(F\) (Figure 3-i4, zone B7) which disables the READY signal to \(M\) (zone A8), thereby halting the CPU.

\section*{3-31. SINGLE STEP OPERATION}

The single step operation allows the operator to increment one instruction cycle at a time. The single step operation is activated when the SINGLE STEP/SLOW switch is momentarily positioned to SINGLE STEP.

The SINGLE STEP circuits are located on the Display/Control card (Figure 3-16, sheet 1 , zone A8). With the SINGLE STEP/SLOW
switch momentarily positioned to SINGLE STEP, a LOW is presented to pin 1 of gate P1 (zone C8). The LOW input at D1 generates a clock pulse which sets M1 (zone A7), producing a LOW at the \(\overline{\mathrm{Q}}\) output of M1. The LOW output is applied to pin 13 of gate Pl (zone C9), enabling the FRDY signal (zone D9). The CPU performs one instruction cycle with FRDY enabled. At the completion of the instruction cycle, the \(\overline{D 05}, \overline{P S Y N C}\), and \(\overline{S T S T B}\) input (zone 08 ) enable NAND gate T 1 , pin 12 (zone C6), LOW which produces a LOW at the output of inverter Jl (zone C6). The LOW clears the MI flip-flop, thereby ending the first single step operation. Additional single step operations are enabled by momentarily depressing the SINGLE STEP/SLOW switch to SINGLE STEP.

The DOS input is applied to pin 1 of NAND gate \(T 1\) through jumpers JE and JF (zone D7). If this jumper is removed, pin 1 of NAND gate is always HIGH. Under this condition, the PSYNC and STSTB signais would reset \(M 1\) after each machine cycle.

\section*{3-32. SLOW OPERATION}

The slow operation is very similar to the single step operation except the slow operation allows the 8800 b to execute instruction cycles at a very slow rate ( 786 milliseconds vs. 3 milliseconds normal operation).

The slow circuits are located on the Display/Control card (Figure \(3-16\), sheet 2 , zone \(A 8\) ). When the SINGLE STEP/SLOW switch is positioned to SLOW, a MIGH is presented to pin 9 of NAND gate Pl (zone 37). The HIGH at pin 9 enables the C18 clock (zone D7) from a 24-bit counter (sheet 1 , zone DI) through NAND gate PI (sheet 2, zone 87). This clock enables pin 12 of gate 01 (zore C8) HIGH, providing a clock pulse to set M1 (zone A7), producing a LOW at the \(\bar{Q}\) output, M1. The LOW output is applied to pin 13 of gate Pl (zone C9), enabling the \(\overline{F R D Y}\) signal (zone D9). With \(\overline{F R D Y}\) enabled, the CPU performs one instruction cycle. At the completion of the instruction cycle, the \(\overline{D 05}, \overline{P S Y N C}\), and \(\overline{S T S T B}\) input (zone D8) enable NAND gate T , pin 12 (zone C6), LOW which produces a LOW at the output of inverter Jl (zone C6). This LOW clears the Ml flipflop, ending the first single step operation. If the SINGLE STEP/

SLOW switch is still positioned to SLOW, another instruction cycle operation is performed. Otherwise, the machine halts. If jumpers JE and JF (zone C7) are removed, the machine may not stop at the beginning of an instruction cycle.

\section*{3-33. RESET OPERATION}

The reset operation allows the operator to reset the CPU at anytime during machine operation. The reset is activated when the RESET/EXT CLR switch on the front panel is positioned to RESET.

The reset circuits are located on the Display/Control card (Figure 3-16, sheet 2, zone A2). With the RESET/EXT CL.R switch momentarily positioned to RESET, a PRESET signal (zone 03) is apolied to the Interface (Figure 3-15, sheet 2, zone DI) as a HIGH. The HIGH is inverted by \(R\) and applied to pin 75 (zone Al) of the bus through non-inverting bus driver \(N\) (zone B1). The CPU receives the PRESET signal and inverts it twice through \(G\) and \(B\) (Figure 3-14, zone B6). The output of \(B\) is applied to the clock generator \(F \overline{R E S I N}\) (reset in) input (zone B7), producing a RESET output to the 8080 ( \(M\) ).

\section*{3-34. PROTECT AND UNPROTECT OPERATION}

The protect/unprotect operation either prevents any new data from being written into a particular region of memory (protect) or allows new data to be written into a particular region of memory (unprotect). The protect/unprotect operation is controlled by the positioning of the PROTECT/UNPROTECT switch on the front panel.

The protect/unprotect circuits are located on the Display/ Control card (Figure 3-16, sheet 2, zone A1). With the PROTECT/ UNPROTECT switch positioned to either PROTECT or UNPROTECT, a \(\overline{\text { PROTECT }}\) or UNPROTECT signal (zone D3) is applied to the Interface as a LOW. The LOW is inverted by \(R\) (Figure 3-15, sheet 2 , zone B6) and applied to pin 70 and 20 on the bus to condition the memory. These signals are used to set or reset the protect/ unprotect circuits on the addressed memory board.

\section*{3-35. PROGRAMMABLE READ ONLY MEMORY (PROM) CIRCUIT}

The PROM circuit on the Display/Control Card is used when one of the following operations is performed: Examine, Examine Next, Deposit, Deposit Next, Accumulator Display, Accumulator Load, Accumulator Input and Accumulator Output. Each of the functions requires a program operation that is stored in the PROM. Access to these programs is determined by the type of function to be performed. The PROM operation is similar for each function, therefore two funrtions are discussed in detail.

3-36. PROM BLOCK DIAGRAM (Figure 3-13)
The PROM circuit contains eight individual programs which are used in conjunction with the following switches: EXAMINE/EX NEXT, DEPOSIT/DEP NEXT, ACCUMULATOR DISPLAY/LOAD, and ACCUMULATOR INPUT/ OUTPUT. Activating any of these switches produces a specific binary number on the RA4, RA5, RA6, and RA7 1 ines (MSBs) from the Switches and Decoding circuit. At the same time the RA4 through RA7 data is generated, a RESET signal is applied to the 4-Bit Counter, conditioning the RAD, RA1, RA2, and RA3 outputs (LSBs) to zero. The RAD-RA7 signals are applied to the PROM, and they represent an 8-bit starting address location. There are eight different starting address locations which correspond to the eight different front panel switch settings (refer to Table 3-2). Any of the eight different starting address locations are always even because of the resetting of the \(4-B i t\) Counter.

The PROM circuit outputs a DATA OUT (RDD-RD7) signal, consisting of eight individual lines, to either the Control Latch or the noninverting bus driver \(F\). The OATA OUT is transferred to one of these two circuits by the status of the RAD signal from the 4-Bit Counter. When the RAD signal is LOW, representing a PROM even address, the Control Latch receives the data. The even addresses of the PROM contain data that is used to enable the Control Latch output lines (S1-S8). After the Control Latch receives the PROM data, a CLOCK signal increments the 4-Bit Counter to an Odd PROM address location. During an odd PROM address cycle, the CPU will execute one machine cycle (assuming the 58 bit has been set in the Control Latch). If the cycle is a memory read cycle, an instruction


Figure 3-13. PROM Block Diagran

TABLE 3-2. PROM Programs
\begin{tabular}{|c|c|c|c|}
\hline Front Panel Operations & \begin{tabular}{l}
PROM \\
Address
\end{tabular} & \[
\begin{aligned}
& \text { PROM } \\
& \text { DATA }
\end{aligned}
\] & Function \\
\hline \multirow[t]{8}{*}{Examine} & 160* & 013* & Set \$5, 57, 58 \\
\hline & 161 & 303 & Jam Jump Instruction to CPU \\
\hline & 162 & 203 & Set \(51,57,58\) \\
\hline & 163 & 000 & Jam \(A 0\)-A7 switch data to CPU \\
\hline & 164 & 103 & Set \$2, \$7, 88 \\
\hline & 165 & 000 & Jam A8-AT5 switch data to CPU \\
\hline & 166 & 000 & Clear control latch \\
\hline & 167 & 177 & Stop \\
\hline \multirow[t]{5}{*}{Examine Next} & 260 & 013 & Set S5, 57,58 \\
\hline & 261 & 000 & Jam NOP instruction to CPU \\
\hline & 262 & 000 & Clear control latch \\
\hline & 263 & 177 & Stop \\
\hline & & & \\
\hline \multirow[t]{4}{*}{Deposit} & 320 & 206 & Set S1, S6, \({ }^{\text {S }}\) \\
\hline & 321 & 000 & Put \(\mathrm{A} \emptyset-\mathrm{A} 7\) switch data and MWRITE pulse on bus \\
\hline & 322 & 000 & Clear control latch \\
\hline & 323 & . 177 & Stop \\
\hline \multirow[t]{6}{*}{Deposit Next} & 340 & 013 & Set S5, \$7, S8 \\
\hline & 341 & 000 & Jam NOP instruction to CPU \\
\hline & 342 & 206 & Set S1, S6, S7 \\
\hline & 343 & 000 & Put \(A D-A 7\) switch data and MWRITE pulse on bus \\
\hline & 344 & 000 & Clear control latch \\
\hline & 345 & 177 & Stop \\
\hline \multirow[t]{3}{*}{Display Accumulator} & 060 & 013 & Set \$5, \$7, 88 \\
\hline & 061 & 323 & Output Instruction \\
\hline & 062 & 013 & Set S5, \$7, S8 \\
\hline
\end{tabular}
*A11 PROM address and data information is octal.

TABLE 3-2. PROM Programs - Continued
\begin{tabular}{|c|c|c|c|}
\hline Front Panel Operations & \[
\begin{aligned}
& \text { PROM } \\
& \text { Address }
\end{aligned}
\] & \[
\begin{aligned}
& \text { PROM } \\
& \text { DATA }
\end{aligned}
\] & Function \\
\hline & 063* & 377* & Jam front panel address to CPU \\
\hline & 064 & 001 & Set 58 \\
\hline & 065 & 000 & Data in accumulator is. transferred to the 00-D7 LEDs \\
\hline & 066 & 013 & Set 55, 57, 58 \\
\hline & 067 & 303 & Jam jump instruction to CPU \\
\hline & 070 & 043 & Set S3, \$7, 58 \\
\hline & 071 & C00 & Jam AD-A7 latch data to CPU \\
\hline & 072 & 023 & Set S4, S7, 58 \\
\hline & 073 & 000 & Jam A8-Als latch data to CPU \\
\hline & 074 & 000 & Clear control latch \\
\hline & 075 & 177 & Stop \\
\hline \multirow[t]{14}{*}{Accumulator Deposit} & 220 & 013 & Set \(55,57,58\) \\
\hline & 221 & 333 & Jam input instruction to CPU \\
\hline & 222 & 013 & Set S5, 57, 88 \\
\hline & 223 & 376 & Jam front panel address to CPU \\
\hline & 224 & 203 & Set ST, S7, 58 \\
\hline & 225 & 000 & Data in accumulator is transferred to CPU \\
\hline & 226 & 013 & Set S5, 57, 58 \\
\hline & 227 & 303 & Jam jump instruction to CPU \\
\hline & 230 & 043 & Set 53, 57, 58 \\
\hline & 231 & 000 & Jam AD-A7 latch data to CPU \\
\hline & 232 & 023 & Set \$4, S7, 58 \\
\hline & 233 & 000 & Jam A8-A15 latch data to CPU \\
\hline & 234 & 000 & Clear control latch \\
\hline & 235 & 177 & Stop \\
\hline \multirow[t]{4}{*}{Input from external device selected by ADDRESS switches A8-A15} & 300 & 013 & Set S5, \$7, S3 \\
\hline & 301 & 333. & Jam input instruction to CPU \\
\hline & 302 & 103 & Set S2, 57, 58 \\
\hline & 303 & 000 & Jam A8-A15 switch data to CPU \\
\hline \multicolumn{4}{|l|}{*All PROM address and data information is octal.} \\
\hline  & & & 3-77 \\
\hline
\end{tabular}

TABLE 3-2. PROM Programs - Continued
\begin{tabular}{|c|c|c|c|}
\hline Front Panel Operations & \begin{tabular}{l}
PROM \\
Address
\end{tabular} & \[
\begin{aligned}
& \text { PROM } \\
& \text { DATA }
\end{aligned}
\] & Function \\
\hline & 304* & 001* & Set 58 \\
\hline & 305 & 000 & Data in accumulator is transferred to specific I/O device \\
\hline & 306 & 013 & Set 55, 57, 58 \\
\hline & 307 & 303 & Jam jump instruction to CPU \\
\hline & 310 & 043 & Set 53, 57, 58 \\
\hline & 311 & 000 & Jam AD-A7 latch data to CPU \\
\hline & 312 & 023 & Set S4, S7, 58 \\
\hline & 313 & 000 & Jam A8-A15 latch data to CPU \\
\hline & 314 & 000 & Clear control latch \\
\hline & 315 & 177 & Stop \\
\hline Output from & 240 & 013 & Set S5, 57, S8 \\
\hline external de- & 241 & 323 & Jar: output instruction to CPU \\
\hline by ADDRESS & 242 & 103 & Set S2, 57, 58 \\
\hline switches A8Al5 & 243 & 000 & Jam A8-Al5 switch data to CPU \\
\hline & 244 & 001 & Set 58 \\
\hline & 245 & 000 & Datâ is transferred from specific I/O device to accumulator \\
\hline & 246 & 013 & Set S5, 57, 58 \\
\hline & 247 & 303 & Jam jump instruction to CPU \\
\hline & 250 & 043 & Set 53, 57, 58 \\
\hline & 251 & 000 & Jam A0-A7 latch data to CPU \\
\hline & 252 & 023 & Set S4, 57, 58 \\
\hline & 253 & 000 & Jam A8-A15 latch data to CPU \\
\hline & 254 & 000 & Clear control latch \\
\hline & 255 & 177 & Stop \\
\hline \multicolumn{4}{|l|}{*All PROM address and data information is octal.} \\
\hline
\end{tabular}
byte is supplied to the CPU on the FDID-FDI7 lines.
The instruction data at the odd PROM address is transferred to the CPU through the Interface from five different sources. The source is determined by the output control lines \(\$ 1\) through \(\$ 5\) from the Control Latch.

The S1 and S2 control lines enable the front panel switch data, \(A D\) through A15, to the Interface. The \(S 3\) and \(S 4\) control lines enable the Address Latch data, \(A D\).through \(A 15\), to the Interface. The 55 control line enables the DATA OUT (RDD-RD7) from the PROM to the Interface.

The data present at the Interface is applied to the CPU by output control lines S7 and S8 from the Control Latch. The S7 control line allows the Interface to apply the instruction data to the CPU, and the S8 control line enables the FRDY signal. The FRDY signal allows the CPU to receive the instruction data and execute one machine cycle. After the completion of the machine cycle, the PSYNC and STSTB signals from the CPU reset the SS Control circuit. The \(S 6\) control line is enabled from the Control Latch to allow data to be deposited into memory. Upon the completion of a PROM program, a HALT signal is generated by the PROM, disabling the CLOCK signal to the \(4-B i t\) Counter.

\section*{3-37. EXAMINE OPERATION}

The examine operation allows the operator to examine a memory location by using the ADDRESS switches on the front panel. Refer to Table 3-2 during the explanation. The examine operation is activated when the EXAMINE/EXAMINE NEXT switch is momintarily positioned to EXAMINE.

The EXAMINE circuit is located on the Display/Control card (Figure 3-16, sheet 2, zone B7). With the EXAMINE/EXAMINE NEXT switch momentarily positioned to EXAMINE, a LOW is generated at pin 6 of inverter VI (zone B7) and a HIGH at the output of the remaining \(V 1\) and \(Z 1\) inverters (zones \(B 6\) through \(B 3\) ). The LOW output is applied to pin 6 of gate XI which generates a HIGH to set LI (zone D4). The \(\overline{R C-C L R}(L C W)\) and AL-STB (HIGH) outputs
from Ll reset a 4-bit binary counter to zero (sheet 2, zone
A9) and strobes the current address data into data latches B1 and Tl (zone \(\mathrm{B6}\) ). The Ll latch is cleared by the \(\overline{\mathrm{C} 6}\) signal from the 24-bit binary counter (sheet 1, zone D3). The LOWs and HIGHs from the inverters are presented as RA7 through RA4 inputs to the PROM (sheet 1, zone B9).

The RAD through RA7 inputs to the PROM (zone B9) represent an address location \(\left(160_{8}\right)\). This location is the beginning of the examine program stored in the PROM. The data in address location 1608 is presented on the ROOD through RDO7 outputs ( \(013_{8}\) ) and applied to data latch A (zone D8). After the 4-bit binary counter (zone B9) is LOW during the e'en addresses (RAD=0), and a control strobe (CS) to DS2 (zone C8) is generated, the data present at latch \(A\) is stored by the A output.

The CS strobe is produced by the 24-bit counter outputs C6, C7, and \(\overline{\mathrm{CB}}\) (zone D3). When the \(\mathrm{C} 6, \mathrm{C7}\), and \(\overline{\mathrm{CB}}\) counter outputs are HIGH, NAND gate \(V\) (zone D5) is enabled LOW, and CS (zone D6) is applied HIGH to the DS2 input of data latch A (zone C8). With DS2 and \(\overline{D S T}\) enabled, the RDØ through RD7 data ( \(013_{8}\) ) is latched into \(A\). The \(013_{8}\) data enables outputs \(55, S 7\), and 58 (zone D7) HIGH . Output S 5 is inverted LOW by Al (zone A6), enabling inverting bus drivers \(R\) and \(S\). Outputs 57 and \(S 8\) are applied to pins 3 and 13 of NAND gates \(J\) (zone D6). With the PROM data stored in latch \(A\) and the associated circuits conditioned, NAND gate \(Z\) (zone A7) produces a clock pulse to INP A of the 4-bit counter (zone A8). When C8 goes HIGH from the 24-bit counter (zone D3), the 4-bit counter, A output, goes HIGH which addresses PROM location \(161_{8}\).

The data in address location \(16 \mathrm{I}_{8}\) is present on the RDD through RD7 outputs \(303_{8}\). The \(303_{8}\) data is transferred to the Interface on the FDID-FDI7 (zone C2) outputs through enabled inverting bus drivers \(R\) and \(S\) (zone \(A 6\) ). The data is not stored in Latch A because the A output (zone B9) of the 4-bit counter is HIGH (odd address RAD=1), disabling the \(\overline{D S T}\) input (zone C7). The A output is applied to pins 1 and 5 of NAND gates 3 (zone D6).

The \(\overline{F D I D}\) through \(\overline{\operatorname{FDI} 7}\) data presented to the Interface Card (Figure 3-15, sheet 2, zone D8) represents a jump instruction to be stored in the CPU. The CPU cannot receive this instruction and execute it until the \(\overline{\text { FDIG2 }}\) (zone D7) signal is LOW, and the CPU is released from the wait condition generated when the CPU was stopped. The following operation allows the CPU to receive the jump instruction.

When the C6, C7, and \(\overline{C 8}\) outputs of the 24-bit counter on the Display/Control (Figure 3-16, sheet 1, zone D3) are HIGH, another CS signal (zone D6) is generated. The CS signal allows NAND gate \(J\), pins 6 and 12 , to produce \(\overline{S B}\) (zone D4) and \(\overline{F D I G 2}\) (zone C2) signals.

The \(\overline{S B}\) signal is applied to pin 13 of gate \(D 1\) (sheet 2, zone C8) as a LOW, producing a HIGH clock pulse to set MI (zone C7). The \(\bar{Q}\) output of \(M 1\) is applied to pin 13 of NOR gate PI and inverter R1 (zone D9), allowing the \(\overline{F R O Y}\) signal to release the CPU from its wait condition.

The \(\overline{\text { FDIG2 }}\) signal is applied to pin 12 of HOR gate \(B\) (Figure 3-15, sheet 2, zone C7) on the Interface as a LON which enables NAND gate B, pin 6, LOW (PDBIN is HIGH because the CPU is in a wait condition). The LOW enables the non-inverting drivers \(F\) (zone B7), allowing the PROM data \(\left(303_{8}\right)\) to be applied to \(M\) on the CPU through bi-directional gates \(D\) and \(E\) on the CPU (Figure 3-14, zone C7). Because the READY line to \(M\) (zone A8) is HIGH, the CPU inputs the \(303_{8}\) data which is interpreted by the CPU as a jump instruction. After the completion of the machine cycle, the \(\overline{P S Y N C}\) and \(\overline{\mathrm{DO5}}\) signals (sheet 2, zone D 8 ) are inverted by Rl and applied to pins 11 and 10 of NAND gate T1 (zone D6). These signals and \(\overline{S B}\) (zone \(D 8\) ) enable \(T 1\) which generates a clear to M1 (zone C7), halting the CPU.

The CPU contains a jump instruction but no information as to where to jump. The remaining part of the examine operation allows the ADDRESS switch data to be read into the CPU from the front panel in order for the CPU to jump to that address. NAND gate \(Z\) (sheet 1, zone A7) produces another clock pulse to INP A of the 4-bit counter. When C8 goes HIGH and returns LOW (zone D3), the 4 -bit counter increnents to an even PROM address 1628.

The data in address location \(162_{8}\) is present on the RDD through RD7 outputs ( \(2038_{8}\) ) and applied to data latch A (zone D8). The data present at latch A is stored by the LOW A output (zone B9) during even addresses ( \(\mathrm{R} A \square=0\) ) and the generation of the \(C S\) strobe (C6, C7, and \(\overline{\mathrm{C} 8} \mathrm{HIGH}\) ). The \(203_{8}\) data enables outputs SI , S7, and S8 (zone D7) HIGH. Output \(S 1\) is applied through inverters \(Y\) and \(W\) (zone C4) to the \(A 0\) through A7 switches (open switch HIGH, closed switch LOW), and the switch information is presented to the Interface as \(\overline{\mathrm{FDID}}\) through \(\overline{\mathrm{FDIF}}\). Outputs 57 and 58 are applied to pins 3 and 13 of NAND gate \(J\) (zone D6) and are used to generate the \(\overline{F D I G 2}\) and \(\overline{S B}\) signals as described in the jump instruction transfer. With the data presented to the Interface Card and the associated circuits conditioned, NAND gate (zone A7) is enabled (C8 HIGH), producing a clock pulse to INP A, incrementing the 4-bit counter (zone A8) to address \(163_{8}\).

The data in address \(163_{8}\) is not stored in latch A because it is an odd address. However, the A output (zone B9) is applied to pins 1 and 5 of NAND gates \(J\) (zone D6) as a HIGH, allowing the CS signal to produce the \(\overline{S B}\) and \(\overline{F D I G 2}\) outputs. The \(\overline{S B}\) and \(\overline{F D I G 2}\) signals allow the transfer of the first eight address data bits (address switches AD-A7) to the CPU, and the operation is identical to the jump instruction.

After the CPU receives the eight address bits, the 4-bit binary counter is incremented to address \(1648^{\text {. }}\). The data in 1648 ( \(01000110-103_{8}\) ) is stored in latch A (zone 07) because it is an even address. The \(103_{8}\) data enables \(S 2, S 7\), and \(S 8\) (zone 07) HIGH. Output 52 is applied to inverter Al (zone C6), gate \(Z\) (zone C5), and inverters \(W\) and \(U\) (zone C4) to the A8 through A15 address switches. The switch information is presented to the Interface as \(\overline{\mathrm{FDID}}\) through \(\overline{\mathrm{FDIF}}\). Outputs 57 and 58 condition NAND gates \(\cup\) (zone ©6) and are used to generate \(\overline{S B}\) and \(\overline{F D I G 2}\) during the next address. With the data present to the Interface and the associated circuits conditioned, NAND gate \(Z\) (zone A7) is enabled (C8 HIGH), producing a clock pulse to INP A, incrementing the 4-bit counter (zone A8) to address 165 .

Address \(165_{8}\) operation is the same as address \(163_{3}\), allowing the A8 through A15 address data to be stored in the CPU. After
the CPU receives the second byte of the address, it executes a jump to that address. Address \(166_{8}\) clears the data latch A (zone D7) and allows the CPU to address memory (Figure 3-14, zone B9). The memory presents the addressed memory location data to the CPU via data input lines DID through DI7 (zone B1). The data is enabled through inverters \(Y, S, L\), and \(J\) (zone B4) and non-inverters P, W (zone C3) to the Interface (Figure 3-15, sheet 1 , zone 81 ). The data is enabled through the \(G\) data latch (sheet 3 , zone \(B 4\) ) to the Display/Control (Figure 3-16, sheet 3, zone DI) and displayed on the LEDS. The \(G\) latch (sheet 3, zone B4) is enabled because the \(\overline{R U N}\) signal (zone A6) is HIGH, producing a HIGH at input MD of the data latch.

While the memory data was being displayed, the 4-bit binary counter (Figure 3-16, sheet 1 , zone A9) is incremented to address \(167_{8}\). The data in \(167_{8}\left(01111111-177_{8}\right)\) is applied to NAND gate \(N\) (zone B7), producing a HIGH at gate \(Z\) (zone B8). The HIGH at gate \(Z\) disables NAND gate \(Z\) (zone A8), inhibiting any following clock pulses to the 4-bit binary counter, thus ending the examine operation.

\section*{3-38. ACCUMULATOR DISPLAY OPERATION}

The accumulator (ACC) display operation allows the operator to monitor the contents of the CPU accumulator. Refer to Table 3-1, FROM Programs, during the explanation. The ACC display operation is activated when the ACC DISPLAY/ACC DEPOSIT switch is momentarily positioned to ACC DISPLAY.

The ACC DISPLAY circuit is located on the Display/Control card (Figure 3-16, sheet 2, zone A5). With the ACC DISPLAY/ACC DEPOSIT switch momentariiy positioned to ACC DISPLAY, a LOW is generated at pins 8 and 10 of inverter V1 (zone B5), and a HIGH is generated at the output of the remaining \(V 1\) and \(Z 1\) inverters (zones B7 through B3). The LOW outputs are applied to pins 6 and 5 of gate X1 which generates a HIGH to set Ll (zone D4). The \(\overline{R C-C L R}\) (LOW) and AL-STB (HIGH) outputs from Ll reset a 4-bit binary counter to all zeros (sheet 1 , zone A9) and strobe the address in the \(P\) counter into data latches Bl and \(T\) (zone 86). The \(P\) counter address data is stored because the \(P\) counter increments during the accumulator display operation. The original ?
count is saved and restored in the CPU after the ACC display operation is complete. The Ll latch is cleared by the \(\overline{\mathrm{C}}\) signal from the 24-bit binary counter (sheet 1 , zone D3). The LOW and HIGHs from the inverters are presented as RA7 through RA4 inputs to the PROM (sheet 1, zone B9). An \(\overline{A C C} \overline{D S P}\) signal (zone D3) is also applied LOW to the Interface (Figure 3-15, sheet 3, zone A1), producing a LOW to the MD input of data latch \(G\) (zone A4).

The RAD through RA7 inputs to the PROM (zone 89 ) represent an address location \(\left(\mathrm{OO}_{8}\right)\). This location is the beginnirg of the ACC display program stored in the PROM. The data in address location \(06 \mathrm{O}_{8}\) is presented on the RDD through RD7 outputs ( \(013_{8}\) ) and applied to data latch \(A\) (zone D8). The data present at latch \(A\) is stored by the LOW A output (zone B9) during the even addresses ( \(R A G=0\) ) and the generation of a control strobe (CS) to DS2 (zone C8).

The CS strobe is produced by the 24-bit counter outputs \(C 6\), \(\mathrm{C7}\), and \(\overline{\mathrm{CB}}\) (zone D3). When the \(\mathrm{C} 0, \mathrm{C7}\), and \(\overline{\mathrm{C}} \overline{8}\) counter outputs are HIGH, NAND gate \(V\) (zone D5) is enabled LOW, the CS (zone 06) is applied HIGH to the OS2 input (zone C8). The RDØ through RD7 data \(\left(013_{8}\right)\) is latched into A with DS2 and \(\overline{D S T}\) enabled. The \(013_{8}\) data enables outputs 55,57 , and 58 (zone D7) HIGH. Output 55 is inverted LOW by Al (zone A6), enabling inverting bus drivers \(R\) and S. Outputs \(\$ 7\) and \(\$ 8\) are applied to pins 3 and 13 of NAND gates \(J\) (zone D6). With the PROM data stored in latch \(A\) and the associated circuits conditioned, NAND gate \(Z\) (zone \(A 7\) ) is enabled, producing a clock pulse to INP A of the 4-bit counter (zone A8). When C8 goes HIGH from the 24-bit counter (zone D3), the 4-bit counter A output goes HIGH which addresses PROM location \(067_{\mathrm{g}}\).

The data in address location \(\mathrm{O}_{8} 8\) is present on the \(R D 0\) through RD7 cutputs \(\left(323_{8}\right)\). The \(323_{8}\) data is transferred to the Interface on the \(\overline{F \bar{O} I \varnothing}-\overline{F D I 7}\) (zone \(C 2\) ) outputs through enabled inverting bus drivers \(R\) and \(S\) (zone A6). The data is not stored in latch \(A\) because the A output (zone B9) of the 4-bit counter is HIGH (odd address), disabling the \(\overline{D S T}\) input (zone C7). The A output is applied to pins 1 and 5 of NAND gates \(J\) (zone D6).

The FDID through \(\overline{\mathrm{FDI} 7}\) data presented to the Interface (Figure 3-15, sheet 2, zone 08) represents an output instruction to be stored in the CPU. The CPU cannot receive this instruction and
execute it until the FDIG2 (zone D7) signal is LOW, and the CPU is released from the wait condition generated when the CPU was stopped. The following operation allows the CPU to receive the output instruction.

When the C5, C7, and \(\overline{C 8}\) outputs of the 24-bit counter on the Display/Control (Figure 3-16, sheet 1, zone D3) are HIGH, another CS signal (zone D6) is generated. The CS signal allows NAND gate J, pins 6 and 12 , to produce a \(\overline{\text { FDIG2 }}\) (zone C2) and \(\overline{S B}\) (zone 04) signal.

The \(\overline{S B}\) signal is applied to pin 13 of gate DI (sheet 2, zone C8) as a LOW which produces a HI.GH clock pulse to set M1 (zone C7). The \(\overline{\mathrm{Q}}\) output of Ml is applied to gate Pl and inverter RI (zone 09), allowing the \(\overline{F R D Y}\) signal to release the CPU from its wait condition.

The FDIG2 signal is applied to pin 12 of gate 13 (Figure 3-15, sheet 2, zone C7) as a LOW which enables NAND gate B, pin 6, LOW. The LOW allows the PROM data ( \(323_{8}\) ) to be applied to \(M\) on the CPU through bi-directional gates D and E on the CPU (Figure \(3-14\), zone C7). Because the READY line to \(M\) (zone A8) is HIGH, the CPU inputs the \(323_{8}\) data which is interpreted as an output instruction. After the completion of the machine cycle, the \(\overline{\overline{S Y N C}}\) and \(\overline{D 05}\) signals (Figure 3-14, sheet 2, zone 08) are inverted by Rl and applied to pins 11 and 10 of NAND gate Tl (zone D6). These signals and \(\overline{S B}\) (zone D8) enable TI which generates a clear to MI (zone C7), halting the CPU.

The CPU contains an output instruction but no infomation as to where to output data. The next part of the ACC display operation allows the CPU to output data to the front panel data LEDs ( \(D 0\) through 07). NAND gate \(Z\) (sheet 1 , zone A7) is enabled (C8 HIGH), producing a clock pulse to INP A, incrementing 4-bit counter (zone A8) to address 062 .

The data in address location \(062_{8}\) is present on the RDØ through RD7 outputs ( \(013_{8}\) ) and stored in data latch A (zone 08) in the same manner as address \(0608_{8}\). This insures that the 55,57 , and 58 outputs (zone 07) are enabled as in address \(0600_{8}\). After the completion of this operation, NAND gate \(Z\) (zone A7) is enabled, producing a clock pulse to INP A, incrementing the 4-bit counter
(zone A8) to address \(063_{8}\).
The data in address location \(063_{8}\) is present on the RDD through RD7 outputs ( 3778 ) which is the \(1 / 0\) channel number for the front panel. The \(377_{8}\) data is transferred to the CPU in the same manner as the output instruction at address \(061_{8}\). The \(377_{8}\) data allows the CPU to address the front panel and output the accumulator data to the \(D \varnothing\) through \(D 7\) LEDs on the front panel. With the output instruction and front panel address number stored in the CPU, NAND gate \(Z\) (zone \(B 7\) ) is enabled, producing a clock pulse to INP \(A\), incrementing the 4-bit binary counter (zone A8) to address 0648.

The data in address location 0648 is present to the RDD through RD7 outputs ( \(\mathrm{OO1}_{8}\) ) and stored in data latch A (zone D8). The \(001_{8}\) data enables output 58 (zone D7) HIGH which is used during address 0658 . After the data in address location 0648 is stored in data latch \(A\), NAND gate \(Z\) (zone \(B 7\) ) is enabled, producing a clock pulse to INP \(A\), incrementing the 4-bit binary counter (zone A8) to address 0658 .

Address \(065_{8}\) enables the \(\overline{S B}\) signal (zone D4) as described in address \({ }^{061} 1_{8}\). The CPU performs one machine cycle with \(\overline{S B}\) enabled. During the one machine cycle, the CPU outputs address \(377_{8}\) on the \(A \emptyset-A 7\) and \(A 8\) - A15 address lines to the bus (Figure 3-14, zone 89). The CPU also outputs accumulator data through bi-directional gates \(D\) and \(E\) (zone C7) and non-inverting bus drivers \(P\) and \(W\) (zone C3) to the data out ( \(000-007\) ) bus. The address data ( \(377_{8}\) ) enables NAND gates \(L\) on the Interface board (Figure 3-15, sheet 3, zone C6) LOW. The LOWs enable gate \(D\) (zone C4) HIGH which is applied through jumper \(J E / J F\) to pin 9 of NAND gate \(K\) (zone 84 ). During an output instruction, the \(\overline{S O U T}\) and PWR signals (zone B6) are generated by the CPU which enables NAND gate \(K\) (zone B4) output LOW. The LOW is applied through jumper JD/JC and inverted HIGH by gate \(J\) (zone C3) and presented to the STB input (zone B4) of latch \(G\).

The data from the CPU is presented to the Interface (sheet 1 , zone \(C 1\) ) and stored in data latch \(G\) (sheet 3, zone 34 ) during the output instruction because the STB and MD inputs are enabled.

The outputs of data latch G light the appropriate data LED (DQD7) on the Display/Control Panel (Figure 3-16, sheet 3, zone D2). After the machine cycle is complete, NAND gate \(Z\) (sheet \(I\), zone B7) is enabled, producing a clock pulse to INP A, incrementing the 4-bit binary counter to address \(066_{8}\).

The data \(\left(013_{8}\right)\) in address location \(066_{8}\) is stored in data latch \(A\) (zone D8) and enables the \(\$ 5,57\), and \(\$ 8\) outputs (zone 07) HIGH. After the completion of this operation, NAND gate \(Z\) is enabled, and the 4-bit binary counter is incremented to address \(067_{8}\). Address \(067_{8}\) contains a jump instruction ( \(303_{8}\) ) which is stored in the CPU in the same manner as the previous instructions. The jump instruction will force the CPU back to the original \(P\) counter address which was stored in data latches 81 and \(T\) (zone B5) at the beginning of the ACC display operation. The remainder of the ACC display operation will transfer the address stored ( \(A 0-A 7\) ) in \(B 1\) and ( \(A 8-A 15\) ) in \(T\) to the CPU. After the jump instruction is stored in the CPU, the 4-bit binary counter is incremented to address \(\mathrm{O}_{8}\).

The data in address location \(070_{8}\) is present on the \(\mathrm{RD} \emptyset\) through RD7 outputs \(\left(\mathrm{OH}_{8}\right)\) and applied to data latch A (zone D8). The data present at latch \(A\) is stored by the A output of the 4-bit binary counter (zone B9) being LOW during even addresses and the generation of the CS strobe (C5, C7, and \(\overline{\mathrm{CB}} \mathrm{HIGH}\) ). The \(043_{8}\) data enables outputs \(\mathrm{S} 3, \mathrm{~S}\), and S 8 (zone D 7 ) HIGH. Output \(\$ 3\) is applied to the DS2 input of data latch B1 (zone C5), presenting the output data (AD-A7) to the Interface as \(\overline{F D I D}\) through \(\overline{F D I 7}\). Outputs S7 and S8 are applied to pins 3 and 13 of NAND gate \(J\) (zone D6) and are used to generate the \(\overline{S B}\) and \(\overline{F D I G 2}\) signals as described in the previous instruction transfers. With the data present to the Interface and the associated circuits conditioned, NAND gate 2 (zone A7) is enabled, producing a clock pulse to INP A, incrementing the 4-bit counter (zone A8) to address \(071_{8}\).

The data in address \(071_{8}\) is not stored in latcn \(A\) because it is an odd address. However, the A output (zone B9) is applied to pins 1 and 5 of NAND gates \(J\) (zone D6) as a HIGH, enaoling the \(C S\) signal to produce the \(\overline{S B}\) and \(\overline{F D I G 2}\) outputs. The \(\overline{S B}\) and \(\overline{F D I G 2}\) signals allow the transfer of the first eight address data latch
bits to the CPU, and the operation is identical to the previous instructions.

After the CPU receives the eight address bits, the 4 -bit binary counter increments to address \(072_{8}\). The data in \(072_{8}\) \(\left(023_{8}\right)\) is stored in latch A (zone D7) because it is an even address. The 0238 data enables 54,57 , and 58 (zone D7) HIGH. Output S4 is applied to the DS2 input of data latch ? (zone A6), presenting the output data (A8-A15) to the Interface as FDID through \(\overline{F D I 7}\). Outputs \(S 7\) and \(\$ 8\) condition NAND gates \(J\) (zone 06) and are used to generate \(\overline{S B}\) and \(\overline{F D I G 2}\) during the next address ( 0738 ). With the data present to the Interface and the associated circuits conditioned, NAND gate 2 (zone A7) is enabled (C8 HIGH), producing a clock pulse to INP A, incrementing the 4-bit counter (zone A8) to address 0738 .

Address \(073_{8}\) operation is the same as address \(071_{8}\), allowing the A8 through A15 address data to be stored in the CPU. Address 0748 clears the data latch \(A\) (zone D7) and allows the CPU to jump to the original \(P\) counter address, conditioning the CPU for normal operation.

After conditioning the CPU, the 4-bit binary counter (zone A9) is incremented to address \(075_{8}\). The data in \(075_{8}\left(177_{8}\right)\) is applied to NAND gate \(N\) (zone 87 ), producing a HIGH at gate \(Z\) (zone B8). The HIGH at gate \(Z\) disables NAND gate \(Z\) (zone AB), inhibiting any following clock pulses to the 4-bit binary counter, thus ending the ACC display operation.

3-39. 8800b OPTIONS
The 8800 b has several options which may be selected by the operator. Two options may be used on the Display/Control card, and thros options may be used on the Interface card.

3-40. DISPLAY/CONTROL CARD OPTIONS
The Display/Control card options contain a choice of front panel slow operation clock frequencies and a choice of completing one instruction cycle or machine cycle in single step or slow operation. The normal slow operation clock frequency requires a
connection between jumpers JA and JD (Figure 3-16, sheet 1 , zone D2). For slower operation, jumpers \(J B\) to \(J D\) or \(J C\) to \(J D\) may be connected. The normal single/step or slow operation requires a connection between jumpers JE and JF (sheet 2, zone D7) which allows the 8800b CPU to complete one instruction cycle before resuming a wait condition. However, if the operator wishes to execute one machine cycle after each single/step or slow operation, remove jumpers \(J E\) and JF which disables the \(\overline{\mathrm{DO}}\) signal (zone 08 ).

\section*{3-41. INTERFACE CARD OPTIONS}

One Interface Card option allows the operator to monitor any data from an external device on the \(D D\) through 07 front panel LEDs. Data may be monitored from an external device if jumpers JA and \(J B\) are connected (Figure 3-15, sheet 3, zone C3). NAND gate \(K\) is enabled LOW when the \(01, \overline{P D B I N}\), and \(\overline{\text { SINP }}\) signals (zone C6) are present during an external device to CPU data transfer. The LOW is presented through \(J B\) and \(J A\) (zone \(C 3\) ) to gate \(J\) which produces a HIGH to the STB input of data latch \(G\) (zone B4). The HIGH on STB allows the data present on the DO0-D07 line (zone B6) to be displayed on the DØ-D7 LEDs on the front panel.

The remaining Interface card options pertain to jumpers \(J E\) and JF (zone C4) and jumpers \(J D\) and \(J C\) (zone C3). If jumpers JE and \(J F\) and \(J C\) and \(J D\) are connected, only data addressed to the front panel ( \(377_{8}\) ) is displayed. If jumpers JE and JF are removed, all output data from the CPU is displayed on the front panel.

\section*{3-42. 8800b POWER SUPPLIES}

The 8800 b requires a positive 8 volt, 18 ampere supply, a positive 18 volt, 2 ampere supply, and a -18 volt, 2 ampere supply (Figure 3-17). When the ON/OFF switch on the front panel is positioned to ON, a IIO AC voltage is applied to transformer Tl. Two bridge rectifiers on the secondary of 71 produce the positive 8,18 , and negative 18 voltage supplies which are applied to the 8800b circuits. The positive and negative 18 volt supplies are pre-regulated by the Q 1 and Q 2 transistor circuits on the power supply board.

The 8800 b printed circuit cards receive the supply voltages on the bus. Each printed circuit card contains its own voltage regulator circuits which produce the operating voltage for the particular printed circuit card.

The CPU card (Figure \(3-18\) ) requires a regulated positive and negative 5 volt source and a regulated positive 12 volt source. These voltages are produced by VR1, VR2, and 02 circuits.

The Interface card (Figure 3-19) requires a regulated positive 5 volt source which is produced by the VRI circuit.

The Display/Control card (Figure 3-20) reauires an unregulated positive 8 volt source, a regulated positive 5 volt source, and a regulated negative 9 volt source. The regulated voltages are produced by the VR1 and VR2 circuits.

Table 3-3. Bus Definitions
\begin{tabular}{|c|c|c|c|}
\hline PIN NUMBER & SYMBOL & NAME & FUNCTION \\
\hline 1 & +8v & +8 volts & Unregulated voltage on bus, supplied to PC boards and regulated to 5 v . \\
\hline 2 & +18v & +18 volts & Positive pre-regulated voltage. \\
\hline 3 & XRDY & EXTERNAL READY & External ready input to CPU board's ready circuitry \\
\hline 4 & VIO & Vectored Interrupt Line \#0 & \\
\hline 5 & VII & Vectored Interrupt Line \#1 & \\
\hline 6 & VI2 & Vectored Interrupt Line \#2 & \\
\hline 7 & VI3 & Vectored Interrupt Line \#3 & \\
\hline 8 & VI4 & Vectored Interrupt Line \#4 & \\
\hline 9 & VI5 & Vectored Interrupt Line \({ }^{\#} 5\) & \\
\hline 10 & VI6 & Vectored Interrupt Line \#6 & \\
\hline 11 & VI7 & Vectored Interrupt Line \#7 & \\
\hline 12 & *XRDY2 & EXTERNAL READY \#2 & A second external ready line similar to XRDY \\
\hline \[
\begin{aligned}
& 13 \\
& \text { to } \\
& 17
\end{aligned}
\] & To be defined & & \\
\hline 18 & \(\overline{\text { STAT DSE }}\) & STATUS DISABLE & Allows the buffers for the 8 status lines to be tri-stated \\
\hline 19 & \(\overline{C_{1}, O S B}\) & \[
\frac{\text { COMMANDTCONTROL }}{\text { DISABLE }}
\] & Allows the buffers for the 6 output command/ control lines to be tristated \\
\hline 20 & UNPROT & UNPROTECT & Input to the memory protect flip-flop on a given memory board \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \[
\frac{\text { PIN }}{\text { NIMBER }}
\] & SYMBOL & NAME & FUNCTION \\
\hline 21 & 55 & SINGLE STEP & Indicates that the machine is in the process of performing a single step (i.e. that SS flip flop on D/C is set) \\
\hline 22 & \(\overline{\text { ADO OSB }}\) & ADDRESS DISABLE & Allows the buffers for the 16 address lines to be tri-stated \\
\hline 23 & DO DES & DATA OUT DISABLE & Allows the buffers for the 8 data output lines to be tri-stated \\
\hline 24 & 82 & PHASE 2 CLOCK & \\
\hline 25 & 01 & PHASE 1 CLOCK & \\
\hline 26 & PHLDA & HOLD ACKNOWLEDGE & Processor command/control output signal that appears in response to the HOLD signal; indicates that the data and address bus will go to the high impedance state and processor will enter HOLD state after completion of the current machine cycle \\
\hline 27 & PWAIT & WA IT & Processor command/control signal that appears in response to the READY signal going low; indicates processor will enter a series of . 5 microsecond WAIT states until READY again goes high. \\
\hline 28 & PINTE & INTERRUPT ENABLE & Processor command/control output signal; indicates interrupts are enabled, as determined by the contents of the CPU internal interrupt filip-flop. When the flip-flop is set (Enable Interrupt instruction), interrupts are accepted by the CPU; when it is reset (Disable Interrupt instruction), interrupts are inhibited. \\
\hline 29 & A5 & Address Line \#5 & \\
\hline 30 & A4 & Address Line \({ }^{\text {\# }} 4\) & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \[
\underset{N \text { PIN }}{\text { NUBER }}
\] & SYMBOL & NAME & FUNCTION \\
\hline 31 & A3 & Address Line \#3 & \\
\hline 32 & A15 & Address Line \#15 & (MSB) \\
\hline 33 & A12 & Address Line \#12 & \\
\hline 34 & A9 & Address Line \#9 & \\
\hline 35 & 001 & Data Out Line \#1 & \\
\hline 36 & 000 & Data Out Line \#0 & (LSB) \\
\hline 37 & A10 & Address Line \#10 & \\
\hline 38 & D04 & Data Out Line \#4 & \\
\hline 39 & D05 & Data Out Line \#5 & \\
\hline 40 & D06 & Data Out Line \#6 & \\
\hline 41 & DI2 & Data In Line \#2 & \\
\hline 42 & 013 & Data In Line \({ }^{4} 3\) & \\
\hline 43 & DI7 & Data In Line \#7 & (MSB) \\
\hline 44 & SM1 & MACHINE CYCLE 1 & Status output signal that indicates that the processor is in the fetch cycle for the first byte of an instruction \\
\hline 45 & SOUT & OUTPUT & Status output signal that indicates the address bus contains the address of an output device and the data bus will contain the output data when PWR is active \\
\hline 46 & SINP & INPUT & Status output signal that indicates the address bus contains the address of an input device and the input data should be placed on the data bus when PDBIN is active \\
\hline 47 & SMEMR & MEMORY READ & Status output signal that indicates the data bus will be used to read memory data \\
\hline 48 & SHLTA & HALT & Status output signal that acknowledges a HALT instruction \\
\hline 49 & \(\overline{\text { CLOCK }}\) & \(\overline{\text { CLOCK }}\) & Inverted output of the 02 CLOCK \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline PIN & & & \\
\hline NUMBER & SYMBOL & NAME & FUNCTION \\
\hline 50 & GND & GROUND & \\
\hline 51 & +8v & +8 volts & Unregulated input to 5 volt regulators \\
\hline 52 & \(-18 v\) & -18 volts & Negative pre-regulated voltage \\
\hline 53 & SSWI & SENSE SWITCH INPUT & Indicates that an input data transfer from the sense switches is to take place. This signal is used by the Display/ Control logic to: \\
\hline & & & a) Enable sense switch drivers \\
\hline & & & b) Enable the Display/ Control board drivers Data Input (FDID-FDI7) \\
\hline & & & c) Disable the CPU board Data Input Drivers (DID-DI7) \\
\hline 54 & \(\overline{E X T ~ C L R ~}\) & EXTERNAL CLEAR & Clear signal for I/O devices (front panel switch closure to ground) \\
\hline 55 & *RTC & REAL TIME CLOCK & 60 Hz signal used as timing reference by the Rea 1 Time Clock/Vectored Interrupt Board \\
\hline 56 & *STSTB & STATUS STROBE & Output strobe signal supplied by the 8224 clock generator. Primary purpose is to strobe the 8212 status latch so that status is set up as soon in the machine cycle as possible. This signal is also used by Oisplay/Control logic. \\
\hline 57 & *DIG1 & DATA INPUT GATE \#1 & Output signal from the Display/Control logic that determines which set of Data Input Drivers have control of the CPU board's bidirectional data bus. If DIG] is HIGH, the CPU drivers have controt; if it is LOW the Display/ Control logic drivers have control. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \[
\frac{\text { PIN }}{\text { NUMBER }}
\] & SYMBOL & NAME & FUNCTION \\
\hline 58 & *FRDY & FRONT PANEL READY & Output signal from \(D / C\) logic that allows the front panel to control the READY line to the CPU \\
\hline \[
\begin{aligned}
& 59 \\
& \text { to } \\
& 67
\end{aligned}
\] & TO BE DEFINED & & \\
\hline 68 & MWR ITE & MEMORY WRITE & Indicates that the data present on the Data Out Bus is to be written into the memory location currently on the address bus \\
\hline 69 & \(\overline{P S}\) & PROTECT STATUS & Indicates the status of the memory protect flipflop on the memory board currently addressed \\
\hline 70 & PROT & PROTECT & Input to the memory protect flip-flop on the memory board currently addressed \\
\hline 71 & RUN & RUN & Indicates that the STOP/ RUN flip-flop is Reset; i.e. machine is in RUN mode \\
\hline 72 & PRDY & PROCESSOR READY & Memory and I/O input to the CPU board wait circuitry \\
\hline 73 & PINT & INTERRUPT REQUEST & The processor recognizes an interrupt request on this line at the end of the current instruction or while halted. If the processor is in the HOLD state or the Interrupt Enable flip-flop is reset, it will not honor the request. \\
\hline 74 & PHOLD & HOLD & Processor command/control input signal that requests the processor enter the HOLD state; allows an external device to gain control of address and data buses as soon as the processor has completed its use of these buses for the current machine cycle \\
\hline
\end{tabular}
*New bus signal for 8800b.
\begin{tabular}{|c|c|c|c|c|}
\hline \[
\xrightarrow[\text { PIN }]{\text { NUMBER }}
\] & SYMBOL & NAME & FUNCTION & \\
\hline 75 & PRESET & \(\overline{\text { RESET }}\) & Processor command/control input; while activated, the content of the program counter is cleared and the instruction register is set to 0 & - \\
\hline 76 & PSYNC & SYNC & Processor command/control output; provides a signal to indicate the beginning of each machine cycle & \\
\hline 77 & \(\overline{\text { PWR }}\) & WRITE & Processor conmand/control output; used for memory write or I/O output control. Data on the data bus is stable while the PWR is active & \\
\hline 78 & PDBIN & data bus in & Processor command/control output; indicates to external circuits that the data bus is in the input mode & \\
\hline 79 & AO & Address Line \#0 & (LSB) & \\
\hline 80 & A1 & Address Line \#1 & & - \\
\hline 81 & A2 & Address Line \#2 & & \\
\hline 82 & A6 & Address Line 㖴 & & \\
\hline 83 & A7 & Address Line \({ }^{4} 7\) & & \\
\hline 84 & A8 & Address Line \({ }_{\text {п }}^{\text {\% }} 8\) & & \\
\hline 85 & A13 & Address Line \({ }_{\text {\# }} 13\) & & \\
\hline 86 & A14 & Address Line \({ }^{\text {\# }} 14\) & & \\
\hline 87 & All & Address Line \#11 & & \\
\hline 88 & 002 & Data Out Line \#2 & & \\
\hline 89 & D03 & Data Out Line \#3 & & \\
\hline 90 & 007 & Data Out Line \#7 & & \\
\hline 91 & DI4 & Data In Line \#4 & & \\
\hline 92 & DI5 & Data In Line \#5 & & \\
\hline 93 & 016 & Data In Line \({ }^{4} 6\) & & \\
\hline 94 & DIT & Data In Line \#1 & & \\
\hline 95 & D10 & Data In Line *0 & (LSB) & \\
\hline 96 & SINTA & Interrupt Acknowledge & Status output signal; acknowledges signal for INTERRUPT request & - \\
\hline 3-96 & & & \[
\begin{aligned}
& \text { May, } 1977 \\
& 88000
\end{aligned}
\] & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline PIN & & & \\
\hline NUMBER & SYMBOL & NAME & FUNCTION \\
\hline 97 & SWO & WRITE OUT & Status output signal; indicates that the operation in the current machine cycle will be a WRITE memory or output function \\
\hline 98 & SSTACK & STACK & Status output signal indicates that the address bus holds the pushdown stack address from the Stack Pointer \\
\hline 99 & \(\overline{\text { POC }}\) & POWER-ON CLEAR & \\
\hline 100 & GND & GROUND & \\
\hline
\end{tabular}





(yuel9 0ll- \() / 601-\varepsilon\)
（yuela ていl－を）／ルll－を





> 90 V
> // BLACK © wit
> 110 V
> // OLUE OLUE/ELK. TOPIN I // OLAGK WHT./OLK. TOPIN 2
> // RED ROV REO/ELK. TOPIN :
> // BLACK OWHT, BLK. TOPIN 2

*
\begin{tabular}{|l|c|}
\hline AMPS & TB2 \\
\hline \(0-4\) & \(\operatorname{pin} 2\) \\
\(4-9\) & \(\operatorname{pin} 3\) \\
\(9-18\) & \(\operatorname{pin} 4\) \\
\hline
\end{tabular}

Figure 3-17. Power Supply Board Schematic 3-113/(3-114 blank)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline REF DESSG & TYPE & vcc & 6nD & OTHEA & REF OESG] & TVPE & vcc & Gfo & OTHER \\
\hline & & & & & M & 8080 A & 20 & 2 & \\
\hline \(\overline{6}, \mathrm{~B}\) & 74LSO4 & 14 & 7 & &  & \[
\begin{aligned}
& 74368 \\
& 0 R
\end{aligned}
\] & 16 & 8 & \\
\hline c &  & 14 & 7 & & N,U,P & 8998 & 16 & & \\
\hline \multirow[t]{2}{*}{S, \(r\)} & 74LSIT & 14 & 7 & & \(\frac{\mathrm{K}}{0 . E}\) & \(\frac{8212}{8216}\) & 16 & \({ }_{8}\) & \\
\hline & & & & & 5 & 8224 & 16 & 8 & V00.9 \\
\hline P.W & 74367 & 16 & 8 & & A & 4009 & 1 & \(\bullet\) & \(\mathrm{V} 00=16\) \\
\hline
\end{tabular}

Figure 3-18. CPU Voltage Regulator Schematic


3-117/(3-118 blank)
Figure 3-19. Interface Voltage Regulator Schematic


Figure 3-20. Display/Control Voltage Regulator Schematic

\section*{aftaic oouob SECTIOO M UROURLEEHOOTINE}

\section*{PREFACE}

Section IV is designed to aid the user in pinpointing trouble areas and correcting problems that may be encountered with the Altair 8800b computer. The text that follows contains detailed instructions that should help in locating and correcting most problems. However, if the malfunction(s) cannot be rectified, send the unit to the MITS Repair Department or your local Altair dealer.

Section IV is divided into five major sections :
4-1) Introduction to Troubleshooting which contains general procedures that should always be followed, and IC static level charts showing the proper indications for the most common trouble areas;
4-2) Visual Inspection which contains procedures for locating problems caused by improper assembly;
4-3) Preliminary Check which contains tests for voltages and waveforms;
4-4) Non-PROM Related Switch Froblems which concerns the RUN/STOP, SINGLE STEP/SLOW, RESET/EXTERNAL CLEAR and PROTECT/UNPROTECT switches;
4-5) PROM Related Switch Problems which ceals with the EXAMINE/ EXAMINE NEXT, DEPOSIT/DEPOSIT NEXT, ACCIMMULATOR DISPLAY/ ACCIMMLLATOR LOAD and IN/OUT switches.
Sections 4-3, 4-4 and 4-5 are presented in chart form, indicating the testing instructions, the correct indication, the incorrect indication and the procedures for remedying the problem.

Before beginning the actual troubleshooting procedures, the Theory of Operation and Section 4-1 should be reviewed. Refer to these portions of the manual when necessary.

An oscilloscope and an inexpensive multimeter will be needed to perform these troubleshooting procedures. The oscilloscope should be used to detect and measure pulses; the multimeter should be used to check voltage levels and continuity.

\section*{4-1. INTRODUCTION TO TROUBLESHOOTING}

\section*{A. Basic Troubleshooting Procedures}

Paragraphs 1,2,3 and 4 contain general instructions for testing ICs, diodes, transistors and bridge rectifiers, respectively. These procedures should be followed each time the instructions (in the tables that follow) specify that one of the above mentioned components be checked.
1. ICs
a. With a voltmeter (or oscilloscope), check the IC pin for the proper voltage level or pulse. Make sure that the voltmeter is touching only one pin at a time; if the voltmeter should come in contact with more than one pin, erroneous readings and shorts may occur. (Note: Because the entire system is based upon the 8080 microprocessor chip, IC \(M\) on the CPU board, be especially careful when checking this component.) If the correct voltage is not present at the IC:
1. Use the schematic to trace the signal back to its original source, checking for proper logic operation at each gate.
2. Visually inspect the area surrounding the IC for solder bridges or opens.
b. Never assume that when a signal leaves its source it will always reach its destination. Check for continuity with an ohnmeter (set at XIK ohms or higher to protect the ICs from the ohmmeter's current). If opens in the lands are found, solder over them.
c. Check for power (VCc) and Ground at the IC. Several of the schematics (in the Theory of Operation section) contain charts indicating the Vce and Ground pins for each IC. If Vcc and Ground are present, test the IC according to the steps below.
1) For ICs with sockets:
a) Turn power off and remove the IC from its socket.
b) Bend the suspected output pin up and reinstall the IC into its socket.
c) Turn power on and check for proper logic operation.

\section*{NOTE}

Removing an IC pin from its socket or from the board may change the IC's input level. When checking for proper logic, refer to the truth tables (pages 3-5 through 3-8) associated with that type of gate.
d) If the IC does not operate properly, replace it. If it does operate properly, bend the pin back and reinsert it into the socket. Look for a solder short or bridge and repair as necessary.
2) For ICs without sockets:
a) Turn power off and cut the suspected IC pin where it meets the component side of the board.
b) Bend the pin up and turn power on.
c) Check for proper logic operation (as shown in the appropriate truth table).
d) If the IC does not operate properly, replace it. If it does operate properly, resoider the pin to the board and look for a soider short or bridge. Repair as necessary.

\section*{NOTE}
if an IC without a supplied socket needs to be replaced, you may wish to install a good-quality socket with it. Because sockets don't have to be removed from the board in order to test the IC, installation of sockets will aid in future troubleshooting and will prevent wear and tear on the board.
2. Diodes

Diodes can be easily tested with an ohmmeter set at \(\times 100\) ohms. Turn power off and unsolder one lead from the board. To forward bias the diode, place the ohnmeter's positive lead on the diode's anode lead and the ohrmeter's negative lead on the diode's cathode lead. (The cathode lead is on the side marked with a bar.) The ohmmeter should show a LOW reading ( \(15-300\) ohms). To reverse bias the diode, transpose the ohmmeter's leads and check for a HIGH resistance reading (above 1 K ohms). If the diode's readings do not correspond with the readings shown here, the diode should be replaced.

\section*{3. Transistors}

Transistors can be tested with an ohmmeter set at \(\times 100\) ohms. The following chart shows the correct readings for transistors with at least
- two leads removed from the board. Refer to the chart on page 5-9 in the Assembly section of the manual for lead identification, and compare the transistor's resistance to the resistance indicated in the chart below. Q1, Q2 and Q3 on the CPU board and Q2 on the Power Supply board are NPN transistors. Q1 on the Power Supply board is a PNP transistor.
\begin{tabular}{|l|l|l}
\hline \multicolumn{1}{|c|}{ Ohmmeter Lead Placement } & \begin{tabular}{l} 
Transistor Resistance \\
NPN Transistors
\end{tabular} & PNP Transistors \\
\hline \begin{tabular}{l} 
Positive lead to emitter \\
Negative lead to base
\end{tabular} & HIGH resistance & LOW resistance \\
\hline \begin{tabular}{l} 
Positive lead to base \\
Negative lead to emitter
\end{tabular} & LOW resistance & HIGH resistance \\
\hline \begin{tabular}{l} 
Positive lead to base \\
Negative lead to collector
\end{tabular} & LOW resistance & HIGH resistance \\
\hline \begin{tabular}{l} 
Positive lead to collector \\
Negative lead to base
\end{tabular} & HIGH resistance & LOW resistance \\
\hline
\end{tabular}

HIGH \(=2 \mathrm{~K}\) ohms or higher
LOW \(=9 \mathrm{~K}\) ohms or lower
4. Bridge Rectifiers

Unplug the chassis, ramove the \(A C\) wires to \(\overline{T B}\) l and refer to the Diode testing instructions on page \(4-6\) to test the bridge rectifiers.
B. Normal Output Voltage Levels
1. TiL Gates ( 7400 Series ICs) and MOS ICs:
\begin{tabular}{l|l} 
Condition & Voltage \\
\hline Valid LOW & \(.8 v\) or less \\
Valid HIGH & \(2 v-4 v\)
\end{tabular}

An output in the range of \(.8 v-2 v\) indicates a problem. (Note:
Voltages can vary \(\pm 10 \%\).)
2. Open Collector Gates

Open collector outputs, such as those of ICs Y, W, U, F, B and \(K\) on the Display/Control board, must be connected to \(+5 v\) or \(+8 v\) to operate properly. The outputs of ICs \(Y, W\) and \(U\) are tied to VCc through resistors R41-R48 when the corresponding address switch is in the "up" position. When the switch is in the down
position, the output will be disconnected from Vcc and will not allow signals to go through.
3. Tri-State Buffers (when enabled)
\begin{tabular}{l|c} 
Condition & Voltage \\
\hline Valid LOW & \(.8 v\) or lower \\
Valid HIGH & \(2 v\) or higher
\end{tabular}

An output in the range of \(.8 v-2 v\) indicates a problem. (Note: 25
Voltages can vary \(\pm 10 \%\).)
When disabled, tri-state buffers will have various voltages at their outputs.
C. Static Levels
1. IC Levels

Table 4-1, starting on page 4-9, shows the proper static levels of the most common problem areas, assuming the computer is in a "stopped" state (MI, MEMR and WAIT).

\title{
Table 4-1. Static Levels of the Most Conmon Problean Areas
}
\begin{tabular}{|c|c|c|c|c|}
\hline Board & Schematic & IC & Pin : & Static Level \\
\hline \multirow[t]{25}{*}{Display/Control} & \(3-16\), sheet 1 of 3 & G & 17, 18, 19, 20 & HICNI \\
\hline & & P & 2, 8, 9, 11, 14 & LOW \\
\hline & & P & 12 & HIGH \\
\hline & & H & 8 & LOW \\
\hline & & A & 4, 6, 8, 10, 15, 17. & \\
\hline & & & 19, 21 & Low \\
\hline & & R & 15, 1 & HIGH \\
\hline & & S & 1 & \(\mathrm{HICH}^{\text {H }}\) \\
\hline & & \(\gamma\) & 1, 3, 5, 11, 9, 13 & LOW \\
\hline & & N & 13, 9, 11, 5, 3, 1 & LOW \\
\hline & & U & 1,9, 11, 13 & LOH \\
\hline & & J & 8, 12 & HICH \\
\hline & & z & 5 & CE (see waveform 75, page 4-30) \\
\hline & & \(v\) & 8 & HIGH \\
\hline & & J & '4, 2 & CS \\
\hline & & El & 6 & CS \\
\hline & & A & 13 & CS \\
\hline & 3-16, slieet 2 of 3 & C1, F1, HI, G1, & & \\
\hline & & WI, U1, YI, WI & 9. & C13 (see wave form 14, page 4-29) \\
\hline & & VI & 6, 2, 4, 12, 6, 10 & HICH \\
\hline & & 21 & 2, 4, 6, B, 10, 12 & HIGH \\
\hline & & kI & 13 & LOH \\
\hline & & H1 & 11 & 1.0H \\
\hline & & HI & 8, 13 & HIGH \\
\hline & & 1.1 & 3. 5 & LOH \\
\hline
\end{tabular}

2. Mother Board Static Levels

Table 4-2 shows the proper static levels of the mother board, assuming the computer is in a "stopped" state (MT, MEMR and WAIT). Note that the levels on the pins of the 8080a (IC M on the CPU board) are reflected on the mother board as well as the front panel LEDs. For example:

A HIGH level on pin 24 (WAIT) of IC \(M\) on the CPU board causes bus pin 27 to go HIGH, which in turn causes the WAIT light on the front panel to light.

HIGH pulses on pin 27 (address line A2) of IC \(M\) on the CPU board produce pulses on bus pin 81 , which cause \(A 2\) on the front pane1 to light (dimiy).

Table 4-2. Mother Board Static Levels
\begin{tabular}{|c|c|c|c|}
\hline Bus \# & Symbol & Name & Static Level \\
\hline 1 & \(+8 \mathrm{~V}\) & +8 volts & \\
\hline 2 & \(+18 \mathrm{v}\) & +18 volts & \\
\hline 3 & XRDY & EXTERNAL READY & HIGH \\
\hline 4 & \(V I S\) & VECTORED INTERRUPT LINE \(\# 0\) & LOW \\
\hline 5 & VII & VECTORED INTERRUPT LINE \#1 & LOW \\
\hline 6 & VI2 & VECTORED INTERRUPT LINE \#2 & LOW \\
\hline 7 & VI3 & VECTORED INTERRUPT LINE \#3 & LOW \\
\hline 8 & VI4 & VECTORED INTERRUPT LINE \({ }_{n} 4\) & LOW \\
\hline 9 & VI5 & VECTORED INTERRUPT LINE \#5 & LOW \\
\hline 10 & VI6 & VECTOREE INTERRUPT LINE \# 6 & LCW \\
\hline 11 & VI7 & VECTORED INTERRUPT LINE \(\frac{\square}{\overline{7} 7}\) & LOW \\
\hline 12* & XRDY2 & Extra READY Line & HIGH \\
\hline 13-17 & Not Used & & \\
\hline 18 & STA OSB & STATUS DISABLE & HIGH \\
\hline 19 & C/C OSE & COMMAND/CONTROL DISABLE & HIGH \\
\hline 20** & UNPROT & UNPROTECT & LOW \\
\hline 21** & SS & SINGLE STEP & LOW \\
\hline 22 & ADD DSE & ADDRESS DISABLE & HIGH \\
\hline 23 & \(\overline{D O D S B}\) & DATA OUT DISABLE & HIGH \\
\hline 24 & 02 & PHASE 2 CLOCK & See waveforms 2 and 3 , page 4-26 \\
\hline 25 & 61 & PHASE 1 CLOCK & See waveforms 2 and 3, page 4-26 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Bus \# & Symbol & Name & Static Level & \\
\hline 26 & PHLDA & HOLD ACKNOWLEDGE & LOW & - \\
\hline 27 & PWAIT & WAIT & HIGH & \\
\hline 28 & PINTE & Interrupt enable & LOW & \\
\hline 29 & A5 & ADDRESS LINE \#5 & & \\
\hline 30 & A4 & ADDRESS LINE \#4 & & \\
\hline 31 & A3 & ADDRESS LINE \#3 & & \\
\hline 32 & A15 & ADDRESS LINE \#15 & & \\
\hline 33 & Al2 & ADDRESS LINE \#12 & & \\
\hline 34 & A9 & ADDRESS LINE \#9 & & \\
\hline 35 & 001 & DATA OUT LINE \#1 & & \\
\hline 36 & 000 & DATA OUT LINE \({ }^{\text {\# }}\) & & \\
\hline 37 & A10 & ADORESS LINE \#10 & & \\
\hline 38 & D04 & DATA OUT LINE \#4 & & \\
\hline 39 & 005 & OATA OUT LINE \#5 & & \\
\hline 40 & D06 & DATA OUT LINE \#6 & & \\
\hline 41 & 012 & DATA IN LINE \#2 & & \\
\hline 42 & DI3 & DATA IN LINE \#3 & & \\
\hline 43 & 017 & DATA IN LINE \#7 & & \\
\hline 44 & SM1 & M1 (Instruction Fetch Cycle) & HIGH & \\
\hline 45 & SOUT & OUT (Output Write) & LOW & \\
\hline 46 & SINP & INP (Input Read) & LOW & \\
\hline 47 & SMEMR & MEMR (Memory Read) & HIGH & \\
\hline 48 & SHLTA & HLTA (Halt Acknowledge) & LOW & \\
\hline 49 & \(\overline{\text { CLOCK }}\) & CLOCK & See Waveforms 2 and 3 , page 4-28 & \\
\hline 50 & GND & GROUND & & \\
\hline 51 & \(+8 \mathrm{v}\) & +8 volts & & \\
\hline 52 & -18V & -18 volts & & \\
\hline 53** & SSW DSE & SENSE SWITCH DTSAELE & HIGH & \\
\hline 54 & EXT CLR & EXTERNAL CLEAR & HIGH & \\
\hline 55 & RTC & Real time clock & & \\
\hline 56* & STSTB & STATUS STROBE & HIGH & \\
\hline 57** & DIG1 & DIGITAL \#1 & HIGH & \\
\hline 58** & FRDY & Front Panel READY & LOW & \\
\hline 59-67 & Not Used & & & \\
\hline 68 & MWRT & MEMORY WRITE & LOW & \\
\hline \[
69
\] & PS & PROTECT STATUS &  & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Bus \# & Symbol & Name & Static Level \\
\hline 70** & PROT & PROTECT & LOW \\
\hline 71** & RUN & RUN & LOW \\
\hline 72 & PRDY & READY & HIGH \\
\hline 73 & PINT & INTERRUPT REQUEST & HIGH \\
\hline 74 & PHOLD & HOLD & HIGH \\
\hline 75 & PRESET & RESET & HIGH \\
\hline 76 & PSYNC & SYNC & LOW \\
\hline 77 & PWR & WRITE & HIGH \\
\hline 78 & PDBIN & DATA BUS IN & HIGH \\
\hline 79 & A0 & ADDRESS LINE \#0 & \\
\hline 80 & A1 & ADDRESS LINE \#1 & \\
\hline 81 & A2 & ADDRESS LINE \#2 & \\
\hline 82 & A6 & ADDRESS LINE \#6 & \\
\hline 83 & A7 & ADDRESS LINE \#7 & \\
\hline 84 & A8 & ADDRESS LINE \# \({ }^{\text {a }}\) & \\
\hline 85 & A13 & ADDRESS LINE \#13 & \\
\hline 86 & A14 & ADDRESS LINE \#14 & \\
\hline 87 & All & ADDRESS LINE \#11 & \\
\hline 88 & D02 & DATA OUT LINE \#2 & \\
\hline 89 & 003 & data OUT LINE \#3 & \\
\hline 90 & 007 & data OUT LINE \#7 & \\
\hline 91 & 014 & DATA IN LINE \#4 & \\
\hline 92 & DI5 & DATA IN LINE \#5 & \\
\hline 93 & 016 & DATA IN LINE \%6 & \\
\hline 94 & DIT & DATA IN LINE \#1 & \\
\hline 95 & DIO & DATA IN LINE \#0 & \\
\hline 96 & SINTA & INTA (Interrupt Request Acknowledge) & \\
\hline 97 & SWO & WO (Write Operation) & HIGH \\
\hline 98 & SSTACK & STACK & LOW \\
\hline 99 & POC & POWER ON CLEAR & HIGH \\
\hline 100 & GND & GROUND & \\
\hline \multicolumn{4}{|l|}{* \(=\) Not used in 8800a system.} \\
\hline \multicolumn{4}{|l|}{** \(=\) Not used in 8800b Turnkey system.} \\
\hline \multicolumn{4}{|l|}{Note: If a static level is not indicated, the signal can be either HIGH or LOW.} \\
\hline \[
\text { May, } 1977
\] & & & \\
\hline
\end{tabular}

4-2. VISUAL INSPECTION
A. Component Inspection

The first step in troubleshooting is to carefully examine each board for solder bridges, open lands, misplaced components, etc. A thorough inspection of this kind will eliminate one possibflity for errors and will allow troubleshooting efforts to be concentrated elsewhere. Carefully check each board using the list below:
1. Look for solder bridges.
2. Look for leads that have not been soldered.
3. Look for cold solder connections (cold solder connections do not have a "shiny" appearance).
4. Examine the board's lands for "hairline opens" or bridges."
5. Check the ICs for proper pin placement and good socket connections.
6. Examine the electrolytic and tantalum capacitors for proper polarity.
7. Examine the diodes for proper polarity.
8. Examine the LEDs for proper polarity.
9. Check the color codes on all resistors.
B. Wiring Inspection

CAUTION
The computer should be unplugged for this check.
1. Referring to Figure \(5-50\) on page \(5-58\) in the Assembly section of the manual, check for incorrect wiring on the mother board.
2. With an ohnmeter, check the power supply wiring on the terminal block (TB1). Check for resistance (about 100 ohms) between pins 2 and 7,10 and 7,1 and 7,2 and 10,2 and 1 and 1 and 10 . If a reading of less than 10 ohms appears, recheck the wiring. Also check continuity from mother board bus pins 1, 2, 52 and 50 to corresponding terminal block pins \(2,10,1\) and 7 . If a reading of more than 100 chms appears, inspect the wiring from the mother board to TBl.

\section*{4-3. PRELIMINARY CHECK}

The procedures outlined in Section 4-3 are general tests that should be made before going on to the specific problems presented in Sections \(4-4\) and \(4-5\). Follow the instructions in the order in which they are given, and always complete each step before going on to the next.
1. Before installing the boards and applying power to the computer, use an ohmmeter to check the resistance of the edge connectors on the mother board. Test the consecutively numbered pins down each row ( \(1,2,3\). . . etc.), then cross check the pins (1-51, 2-52 . . . etc.). A LOW resistance reading should appear at pins \(1,50,51\) and 100. If a LOW reading appears at any other location, examine the back of the board for solder bridges or etching errors.
2. Turn the computer on and check for the following voltages on the Power Supply board's terminal block (TBl). See page 5-58 in the Assembly section of the manual for pin locations.
\begin{tabular}{|c|c|}
\hline Pin \# & Voitage \\
\hline 2, 3, 4 & \(+8 v\) to \(+10 v\) (unregulated) \\
\hline 10 & \(+15 v\) to \(+18 v\) (pre-regulated) \\
\hline 1 & -16 v to -18 v (pre-regulated) \\
\hline 7, 8 & Ground \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
WARNING \\
n testing components on the Power Supply board, be extremely
\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{eful not to touch the AC wiring. Always unplug the chassis} \\
\hline \multicolumn{2}{|l|}{n testing continuity or replacing components.} \\
\hline
\end{tabular}
a. If the +8 voltage is absent from pins 2, 3 or 4 of TBI, check for \(A C\) at pins 1 and 2 of TB2. If absent, unplug the chassis and check continuity and wiring at connector P4. Also check the fuse and the wiring to the \(A C\) cord. Plug in the chassis. If \(A C\) is present at pins 1 and 2 of TB2, check the wiring from TB2 to BRI and from BRI to TBI. If AC is present at BRI, but no output voltage appears across the " + " and " - " pins of BRI, BRI is probably defective and should be replaced.
b. If the correct voltage does not appear at pin 10 or pin 1 of TBI, check the voltage at the base of transistor Q2 (for pin 10) and Q1 (for pin 1). If the reading is 27 volts, the transistor or diode may have shorted out. Test these components according to the instructions on pages 4-6 and 4-7.
Check for \(A C\) at TBI pins 6 and 5. If absent, unplug the chassis and check the wiring from connector P4 to the AC cord. If AC is present at TB1, check for \(A C\) at BR2. If AC is absent at BR2, check the wiring to \(B R 2\). If \(A C\) is present at BR2, remove the " + " pin from the board and check for voltage across the " + " and "-" pins. If voltage is not present, replace BR2.
c. If Ground does not appear at pins 7 and 8 of TBI, check the wiring from \(T B 1\) to the cross member and from the \(A C\) cable to the cross member.
3. If the fuse on the back panel blows:
a. Check for solder bridges on the Power Supply board or the mother board.
b. Check for proper orientation of BR2 on the Power Supply board and SRI on the back panel.
c. Check wiring on:
1) voltage wires on the mother board
2) front panel switch
3) AC power cord
4) Ground to +8v line
d. Check for pinched wires and incorrectly installed components.
4. Turn power off, and install the CPU and Interface boards.
WARNING
Always turn power off when removing or installing plug-in boards
or when connecting or disconnecting the Display/Control board.
Failure to turn power off may cause damage to the board and the
computer. Note that capacitor C7 (on the cross member) will
retain a +8v charge for a few minutes after power has been turned
off.

Connect the Interface board cables (P1 and P2) to the front panel and connect P3 from the CPU board to the Interface board. Turn power on. The computer should be automatically reset and in a stopped state.

If there are no memory boards in the computer at address \(\emptyset\), the front panel LEDs should appear as follows:

LED Condition
AD-A15 OFF
MT, MEMR, WAIT ON
D0-07
ON
If a memory board is present at address \(\emptyset\), the \(D \varnothing-D 7\) LEDs will show the random pattern for that board.

Table 4-3. Voltage and Waveforin Check
Note: The following checks should be made with the CPU, Interface and Display/Control boards installed and with power turned on (unless othervise epecified) Vollages may vary tio\%.
Instructions If Correct

If Incortect
\(\frac{\text { Step }}{1} \quad\) Instructions on the CPU and Interface boards 65v at pin 2. The figure below shows the correct pin locations for all voltage regalators.


Check the 7812 voltage regulator on the CPIJ board.

It should read 12 y at pin 2. Proceed to Step 3.

If voltage is incorrect, refer to schematics 3-18 and 3-19. Check pin 3 for Ground. If absent, trace continulty back to bus pin 100 or 50 . Pin If the unregulated output-at least \(\theta \mathrm{v}\). If absent, trace continuity back to bus pins 1 and 51. If Ground and sufficient unregulated voltage are present at these pins, check pin 2 of the voltage regulator for +5 v . If voltage is absent, turn power off and remove voltage regulator pin 2 from the board. Turn power on and recheck for +5 v . If the voltage is still below +5 v , the voltage regulator is defective and should be replaced. If voltage is correct, look for a short on the board. With power off, resolder pin 2 to the board.
If voltage is incorrect, refar to schematic 3-18 and check pin 3 for Crounid. If absent, trace continuity to bus pin 100 or \(\mathbf{6 0}\). Pin \(I\) is the unregulated output--at least 16 v . If voltage is absent, trace continuity back to bus pin 2. If Ground and sufficient unregulated voltage are present, check pin 2 of the voltage regulator for a +12 v signal. If absent, turn power off and discronnect voltage regulator pin 2 from the board.

3 Check the anode lead of Jiode D2 on the C.PU Loard.

4 Check pin 2 of VR2 on the Display/Control board.

It should read -5v. Procecd to Step 4.

It should read -9v. Proceed to step 5 .

\section*{If Incorrect}

Turn power on and check again for the ti2v signal. If the voltage is below llv, the voltage regulator should te replaced. If the voltage is correct, look for a short on the board. Resolder pin 2 to the board.
If the voltage is incorrect, check \(\mathbf{0 2}\) for proper polarity. Check for -l@v on capacitor Cl3 (negative side) on the CPU boaid. If absent, trace continuity to bus pin 52 .
Jurn power off and check diode D2 according to the instructions on page 4-6. Replace, if necessary. With an ohameter set at xlok or higher. check the resistance from the negative side of cll to Ground. A reading of zero ohas indicates a short on the board. Resolder the anode lead of D2 to the board.
If the voltage is incarrect, check for -1Av on pin 3 of the voltage regulator. If absent, trace contluuity back to bus pin 2. Check for the correct part nuwber on VR2, D1, D2 and R20. Jurn power off and remove the anode lead of diodes 01 and D2 from the board. Check both diodes accordIng to the instructions on page 4-6. If the readlings are incorrect, replace 01 and/or 02 . Renove pln 2 of VR2 from the board. Jurn power on and check for a -9v reading at VR2. If incorrect, replace Vfi2. If correct, look for a short on the board. Mesolder the output pin to the board.


On the Display/Control board check for 12 at pin 10 of IC \(L\). present, proceed to If 12 is alsent, the entire front panel will not operate.

If Incorrect
the base of Q3. If the 5 v signal is absent, check Q2 according to the instructions on page 4-6. Then turn power off, and watt a monnent for c4 to discharge. Remove one of the leads of CA from the board, and ueasure C4's resistance with an ohurueter. (Hote: The ohameter needle may fluctuate silghtly.) If the reading is lower than 10 ohms, replace C4. If \(C 4\) is working properly, reinstall C4 and check continulty from the base of \(Q 3\) to Vcc. Repaitr as necessary. The Q3 enitter should be above \(2 v\). If not, check \(Q 3\) according to the instructions on page 4.7. Trace this HIGH level through ICs \(S\) and \(J\) on the CPI board to bus pin 99. If ICs \(S\) and \(J\) do not invert the signal, test the ICs according to the instructions on page 4-5. If a LOW is not present at IC M pin 13, check IC \(G\) on the CPI board according to the instructions on page 4-5. Check for Vcc at resistors 823 and R40. If absent, check continuity and repair as necessary. Bus pin 74 should be IIIGH. If not, look for a short on the muther board.
If 02 is absent at IC \(L\) pin 10, trace continuity and logic from IC Si on the oisplay/Control board through IC \(T\) on the Interface board to bus pin 24. Any inverter having a 82 input, but no 02 output,


\section*{If Incorrect}

ICs from Jl through \(U\) on the Interface board to bus pin 99 . Check and replace the ICs if necessary.
If the computer is not in a run state and a LOW Is not present at plo 13, trace logic from IC KI to a LON at IC MI pIn 6. Check any suspected ICs according to the instructions on page 4-5. If lifting the SJOP switch does not stop the computer. continue with the remaining steps in this chart and onto Section 1-4.
If the proper CS signal is
If the CS signal does not inatch waveform \(\boldsymbol{\beta}_{5}\), present, proceed to Step 14. exaulne IC V pins 1,2 and 13 on the Display/ Control board. P1n 1 should be a 64 jsec. pulse width square wave; plis 2 a 32 usec. pulse width square wave; and pin 13 a \(16 \mu \mathrm{sec}\). pulse width square wave. If all of these signals are present, check ICS \(V\) and \(E 1\) according to the instructions on page 1-5.
If any of the signals are absent from pins 1,2 and 13 of IC \(V\), trace the signal back through ICs \(E 1\) and \(S 1\) io IC L. Any ICs that have loput stgnals but no output signals should be checked according to the lastructions on page 4-5. If all of the ICs are operating properly, check for the corresponding square waves at phas 2, 4 and 13 of IC \(L\). If absent, check IC \(L\) according to the instructions on page 4-5.

On the Display/Control board, examine the PROAI, IC G. It should be labelled B D/f. If it is not labelled B D/C, contact the MiTS Harketing Dept. or your local Altair dealer. Check for Ground at pill 14 ; for 45 v at pins 12, 13, 15. 22 and 23; and for -9 v at pins 24 and 16 (of IC G).
all address liyhts and data lights should be lit. All status lights except wo should be lit if PRESET on the CPU board is connected to pin 14 of

\section*{If Correct}

If present, proceed to Step 15.

If present, proceed to Step 16.

If IC \(G\) is labelled a \(D / C\) and if the voltage levels are correct, proceed to Step 17.

\section*{If Incorrect}

If absent or incorrect, check the logic operation froul IC S1 to pin 2 of IC L . Check for a 16 mec . sfuare wave pulse at pin 2 of IC L. If absent, check the IC according to the instructions on page 4-5.
If absent, trace logic through ICs EI and SI 10 , pin 13 of IC L . on the Display/Control board. If El or 51 has an triput signal but no output signal. check that IC according to the instructions on page 4-5. If an output is not present at IC \(L\) pin 13, check IC L.
If the +5 v signal is absent, use an ohauneter set at XIK or higher to trace contimulty to VRI pin \(\%\). (Hote: If another coniputer with a PROM board is avatlable, the data in the suspected PROM can be checked by installing it in the other computer's PROM board and examining its output with Table 3-2 in the Meery of Operation section.) If the -9v signal is absent, use the ohmmeter to trace continuity to VR2 pin 2.

If the correct LEDS are 11t, If pin 2 of IC \(F\) on the CPU board does not go LOW proceed to Section 4-4 (if problems exist with the RUH/ STOP, SINGLE STEP/SLOW or PROTECT/UAPROTECT Switches). Then proceed to Section 4-5
with RESET, a problem exists in the RESET circultry; proceed to Section 4-4. When the RESET switch is pressed and pin 2 goes LOW, pin 1 of IC \(F\) should go HIGII. If not, check IC \(F\) according to the instructions un page 4-5. A HIGil at pin 1

Instructions
IC K. (Note: If the pins of IC \(M\) on the CPU board are IIIGII. the corresponding LEDs on the front panel should be lit.)

\section*{1 f Correct}
if problens exist with the EXAMINE/EXAMIHE NEXT, DEPOSIT/DEPOSIT NEXT, ACCIMULLATOR DISPLAY/ ACCOHULATOR LOAD, OF IN/ OUT switches.

\section*{If Incorrect}
of IC \(F\) should cause a HIGI at pin 12 of IC \(M\). If not, clieck continulty and repair as necessary. If any of the address llghts or data lights are not lit when the HESET switch is held, the problem nay be due to shorts or defective LEDs. RESET should cause all data lines ( \(\mathrm{BD}, \mathrm{D}-\mathrm{D7}\) ) and address 1 ines ( \(A D-A 15\) ) from IC \(M\) on the CPU board to go IIIGII. If any of these lines fall to go HIGII when pin 12 uf IC M is HIGH, check for shorts and repair as necessary. If any of the address or data lights are unllit when RESET is lifted, start at the corresponding pin of IC \(K\) on the CPU board and trace the levels through the Interface board to the Display/Control board. The address lights correspond to AB-Al5 (IC M pins 25, 25, 27, 1, 2940) and the data lights correspond to DP-D7 (IC M pins 3-10).
To trace the data lines ( \(09-\mathrm{D7}\) ), plins 1 and 15 of both ICs \(B\) and \(E\) on the CPU board should be LOW. If pin 1 is not LON, trace continuity to pin 3 of VR1. If pin 15 is not LOW, trace logic to a \(L O W\) at pin 17 of IC \(M\) on the CPU board. If pin 17 is not LOW, check IC \(M\) according to the instructions on page 4-20, step 6. If the inputs of ICs \(D\) and E do not matich the outputs, \(D\) and \(E\) should be checked accordilig to the instructions on page 4-5.


Waveform "1 shows the elock inputs to the go80A microprocessor chip itself.


Waveform \#1

Waveforms 2 and 3 show 91 and 02 signals on the bus.


Naveform \#2


Waverorm \#j

Waveform \#4 shows the \(\overline{\mathrm{C13}}\) waveform on the \(\mathrm{D} / \mathrm{C}\) board for all conditions.


Wave for 4

Waveform "S shows the C8 and CS waveforms on the D/C board

CA Z-5
for all conditions,

CS A-13


Waveform \#5
Wavaform \(\$ 6\) shows the \(\overline{C 6}\) waveform on the \(D / C\) board for all

C6 L-
\(2 \mathrm{v} / \mathrm{CM}\)

\section*{conditions.}


\section*{4-4. NON-PROM RELATED SWITCH PROBLEMS}

Section 4-4 contains tests for the RESET, STOP, RUN, SINGLE STEP/ SLOW, PROTECT/UNPROTECT, SENSE and STATUS circuitry. If problems involving the PP.OM related switches also exist, solve the non-PROM related switch problems first.

\section*{Problem}

Description: During proper operation, 11 fting the RESET switch should cause all data and address 11 ghts to 90 HJGH whether the computer is ruming or not. If this does not occur, follow the steps below.
\begin{tabular}{|c|c|c|c|}
\hline Step & Instructions & If Correct & If Incorrect \\
\hline 1 & Press the RESET switch and check IC G1 pin 4 and IC 11 pins 5 and 7 on the Display/Control board. & Pin 4 of IC Gl should go 10 W . Pins 5 and 7 of IC HI should go IIIGII. Proceed to Step 2. & \begin{tabular}{l}
If pin 4 falls to go LOW, check the RESET switch with an otumeter and replace if necessary. \\
If pins 5 and 7 fail to go HIGH, check ICs \(W 1\) and Gl according to the instructions on page 4-5. Trace continulty from plin 1 of ICs \(W 1\) and \(G 1\) to VR1 pin 2. If absent, repair as necessary.
\end{tabular} \\
\hline 2 & Trace the HIGH level of IC WI pin 7 through ICs \(R\) and \(N\) on the Interface board to bus pin 75 (which should be LOU when the RESET switch is lifted). & If proper logic operation Is present, proceed to Step 3. & If ICS \(R\) and \(N\) do not follow their respective truth tables, check theilu according to the instructions on page 4-5. With an ohmmeter. check continuity from the Display/Control board to the Interface board. If opens are found, repair as necessary. \\
\hline 3 & A LOH PRESETY signal should produce a LON at IC F pin 2 on the CPU board. & If present, proceed to Step 4. & If a LOW is not present at IC \(\overline{\mathrm{F}}\) pin 2, check for proper logic operation througli JCs \(G\) and \(\theta\) on the CPU board. Check any IC that does not follow its truth table according to the instructions on page 4-5. \\
\hline 4 & A LOW input at IC F pin 2 should produce a IIIGH at IC \(\mathrm{H} \mu \mathrm{in} 12\) on the CPIt toard. & If present, proceed to Step 5. & Check IC \(F\) for \(+5 v\) at pin \(16,+12 v\) at pin 9 and Ground at pin 8. If absent or incorrect, trace continuity to VR1 pin 2, WR2 pin 2 and bus pin 1. respectively. If continuity is present, check IC \(F\) according to the instructions on page 4-5, and replace if necessary. \\
\hline
\end{tabular}

Problem
Bescription: Normal Operation--Wien the computer is running, the Wait light should be off or dim and several address lights should be dinn. The Ready line'will be IIIGII on pin 23 of IC \(H \mathrm{cn}\) the CPU board. When the computer is stopped, only status lights MI, MEMR and WAIT should be on. PIn 23 of IC \(M\) will be LOW. There should be no change in the address lights. If the computer cannot be stopped, proceed with the steps below.

\section*{Instructions If Correct}

Check the logic operation from IC If logic to the Display/ R1 on the Display/Control board to IC \(M\) on the CPU board. A LOH signal at IC RI pin 12 should cause a HIGIt at pin 23 of IC \(M\) on the CPU board. Clieck for proper logic operation at IC P1 on the Display/Control board. Control board is correct, the probleat lies in either one of two areas: the RUN/STOP circultry or the SS Control circuitry. Check pins 12 and 13 . of IC PI on the Display/ Control board. A coristant

LOW on pin 12 indicates a problein in the RIM/STOP circuitry. Irregular LOW going pulses at pin 13 of IC PI Indicate a protilem in the SS Control circuitry. To test for RUN/STOP problens, proceed to Step 2 on page 4-35. To test for ss Control proWlems, proceed to step 3 on page 4-39.

If Incorrect
Trace the logic levels from IC RI on the 01splay/ Control board through ICS \(A\) and \(H\) on the Interface board. Pin 12 of IC RI sloould be Low and bus pin 58 should be HIGH. If not, check ICS \(R\) and \(H\) according to the instructions on page A-5. A LOW at bus pin 58 should produce a HIGH at IC F pin 3 on the CPU board. If this HIGH signal is absent at pin 3, check ILs C and \(B\) on the CPU board according to the instructions on page 4-5. The HIGI at IC \(f\) pin 3 should produce a HIGH at IC \(M\) pin 23. If not, check IC \(f\) pins 16, 9 and 8 . Pin 16 should read +5 v ; pin \(9,+12 \mathrm{v}\); and pin 8 , Ground. If the procedures on this page have solved the problea, proceed to Table 4-5 on page 4-43. If the problen still exists, proceed to Step 2 on page 4-35.

8. Incorrect installation of If P1 and P2 were correctly

Interface cables PI and P2 can installed, proceed to Step C. cause damaje to several compo-
nents. Refer to page 5-19 to check for improper cable assently and repair if necessary. Then follow the steps below:
1) Check ICS \(H, K, B)\) and \(T\) on the Display/Control board according to the instructions on page 4-5.
2) Turn power off and unsolder one lead of R74 on the Display/Contral board. Test for a resistance reading of 2.2K ohms. Resolder the lead to the board.
3) Turn power on and check the +5 y voltage regulator and the -9 y voltage regulator on the Display/ Contral buard as described on page 4-1日, step 1.

Replace as necessary.

Replace as necessary.

Repair according to the instructions on page 4-18.


If pulses are not present, check the logic from IC MI to IC DI on the DIsplay/Contral board. IIICH pulses should be present at pins 3, 4 and 5 of IC 01 .
a. If pulses are milssing from pin 3 (of IC DI), check pla 4 of IC M on the CPU board for positive pulses. If absent, check ICS \(M\) and \(F\) according to the instructions on page 4-20. Step 6. IP pulses are present at ic M pin 4. check IC Epin I on the CPU board for a constant LOW signal. If absent, check continutity from pin 1 to Ground. Check pin 15 (of IC E) for a LOW PDBiN pulse. If pin 15 is HIGH. check IC \(V\) an the CPU board according to the linstructions on page 4-5. If IC \(V\) is workinq properly, check pin 17 of IC \(M\) for LOW pulses. If absent, again check ICs M and F according to the instructions on page 4-20. step 6 . Check pin 13 of IC \(E\) for a lilgil Dos signal. If present, trace continuity and logic to ic Dl on the Display/Control board. Repair as necessary.
b. If the PSYNC pulse is wilssing at pin 4 of ic DI, check for a Higlit pulse at pin 19 of IC M on the CPU board. If absent, check ICs \(F\) and M according to the instructions on page 4-5.
2) Ltft the STOP switch and check pin 4 of IC Cl, pin 5 of IC NI and pin 2 of IC MI on the Display/Contrul board.
3) Lift the STOP switch and check pins 4, 1 and 5 of JC. MI.

Cl pin 4 should be LOW. H] pin 5 should be HIGII. MI pin 2 should be HIGH. Proceed to Step 3).

Pins 4 and 1 should be HIGHI; pin 5 should be HIGH. Proceed to Step 3 on page 4-39.

\section*{If Incorrect}
step 6. If the HIGH pulse is present at pin 19, check continuity and logic from pin 19 to pin 4 of IC DI. Check ICs, if necessary, according to the instructions on page 4-5.
c. If the HIGII pulse (STSTB) is absent at pin 5 of IC 01 on the Display/Control board, check for LOW pulse at pin 7 of IC \(F\) on the CPU board. If absent, check for a HIGH PSYRC signal at pin 5 of IC F. If absent, trace continuity to IC M pin 19. If continulty is present, check ICs \(F\) and \(M\) according to the instructions on page 4-20, step 6 . If the 10W pulse is present at pin 7 of IC F, trace logic and continuity to pin 5 of IC DI on the DIsplay/Control board, and repalr as necessary.
Pin 1 of ICs Cl and MI should be MIGII. If not. trace continuity to Vcc, and repair as necessary. Check ICS Cl. AI and Hl according to the instructions on page 4-5. (\%ote; M] pin 2 is HJGH only when the STOP switch is lifted and held.)
If pin 4 is LOW, check POC according to the instructions on page 4-22, step 11. If pin 1 of IC MI is LOW, check IC, PI according to the instructions on paye 4-5. Pin 1 of IC Pl should be LON when the STOP switch is pressed. If not, check logtc at pins 2 and 4 of IC Ml and at pins 5 and 6 of JC C1. If pin 5 of IC MI is LOW, check pin

\section*{If Incorrect}

2 for a HIGil. If absent. check the logic of ICs CI and MI. If pin 2 is HIGH, check IC Ml according to the instructions on page 4-5.
A. (Mote: If the JE to JF jumper is present on the Display/Control board, it should be relloved for this check.) Check for LOW golng clear pulses on IC MI pin 13 on the D1splay/Control board while the chassis is in a Run state. A LOW at IC II pin 8 on the Display/Control board should produce the LOW clearing pulse at IC MI pin 13.
B. If LOW \(\overline{\mathrm{SB}}\) pulses are present, follow the steps below:
1) Check pin 2 of IC \(J\) on the Display/Control board for a CS waveform (see waveform 85 on page 4-30).
2) Check pla 13 of IC J for a constant LOUI level.

If clear pulses are present on IC \(H_{2}\), the trouble lies in the \(S \overline{\mathrm{~B}}\) circuitry. Proceed to Step 8 .

If pulses are absent at \(\$ 1\) pin 13, check for proper logic at ICs Jl and II on the 01splay/Control board. If the PSYHC and/or STSTB signals are absent at the inputs of IC \(I 1\), refer to Step \(C\) on page 4-37.

If absent, refer to Section 4-3, Step 13, page 4-23.

If a constant HIGH level is present at IC J pin 13. check continuity to pin 4 of IC A. Check IC \(A\) according to the instructions on page 4-5.

\section*{Instructions}
3) Check plas 2, 11 and 14 of IC \(A\) on the Display/Cuntrol board for lligil signals.
4) Trace continuity frow pin 1 of IC \(J\) to pin 1 of IC \(A\) and to pins 12 and 1 of IC \(P\).
C. Check pin 14 of IC \(P\) on the Display/Control board for a C8 signal.
B. Check for a liIGII at IC P pin 3 on the Display/Control board.
C. Check pin 2 of IC \(P\) for a LOW level. Pin 2 should pulse IIIGil only when a PROM related switch is pressed.

If Correct
at IC \(A\), refer to Section 4-3, Step 13, page 4-23.
If present, proceed to Step 4).

If continuity is present, proceed to Step C.

If present, proceed to Step 0.

If present, proceed to Step E.

If present, proceed to Step \(F\).

If absent, trace continuity to VRI pin 2 and repair as necessary.

Repalr as necessary.

If absent, refer to Section 4-3, Step 15, page 4-24. Check the logic operation of IC 2 .

If absent, trace continuity through R49 to VR] pin 2 (on the Display/Control board). Repair as necessary.
If absent, check for HIGII \(\bar{R} \bar{C}-\overline{C T R}\) and \(\overline{P O C}\) levels at pins 12 and 13 of IC \(Z\). If \(\overline{\mathrm{POC}}\) is LOW, refer to Section 4-3. Step 7, page 4-20. A LOW signa] at \(\overline{\mathrm{R} C-C L R}\) Indicates either no \(\overline{\mathrm{C}}\) signal at IC LI pin 1 on the oisplay/Control board (refer to Section 4-3. Step 14, page 4-24) or LOH goting pulses on pin 3 of IC LI. LOU pulses at IC 11 pin 3 should occur only when a PROM related switch is pressed. Clieck for HIGHs at IC LI pins 2 and 4. If absent, trace continuity to VRI pin 2 and
F. A CE stgnal at IC P pia 14 should cause llfall goling pulses to appear at pins 8 , 9,11 and 12 of IC \(P\) (RABRA13) on the Display/Control board. (Note: The CB sigmal will occur oniy briefly when a PROM related switch is pressed.)
G. Check pins 17, 18, 19 and 20 If present, proceed to of JC \(G\) on the Display/Control Step \(H\).
board for lifelis. (LOWs should occur only when the appropriate prom related switches are pressed.)
II. Chack pins 1, 2, 3, 4, 5, 6, 11 and 12 of IC \(N\) on the Display/Contrul board for pulses.
1. Check IC Al pions 1 and 2 on the Display/Control board for proper inverting logic.
J. On the Display/Control board, compare the signal at IC \(A\) plill to that of IC P pin 12. proceed to Step \(J\).

If the signals match, proceed to Step K.

\section*{If Incorrect}
repair as necessary.
If HIGH pilses are not present, check continulty from pin 1 tu pin 12 of IC P. Check power and Ground at IC P. If present, turn power off and remove IC G. Turn power on and check again for pulses at pins 8, 9, 11 or 12. If absent, check IC \(P\) according to the instructions on page 4-5. Turn power uff and reinstall IC \(G\).

If any LOW levels are prasent (but no PROM related switches are pressed), trace logic through ICS VI, 21, Ul, F1, YI and III. PIn 1 of ICs FI, Ul. HI and YI should be LOH. If not, trace continulty to Vcc. Check and replace ICs if necessary.
If coristant levels rather than pulses are present, refer to Section 4-3, step 16 on page 4-24. Also clieck for shorts and bad socket connections.

If IC AI is working properly. If proper inverting logic is not present, check
IC Al according to the instructions on page 4-5.

If the signals do not match, trace continuity to Vcc and repair as necessary.


Problem
Description: When the conputer is running, the HAIT JIght on the front panel should be dim or off, and a High should be present at pin 23 of IC A on the CPU board. If the computer will not run when the RUH switch is pressed, follow the steps below.
Step Instructlons If Correct If Incorrect

\section*{1 Press and hold the RUN switch and If present, proceed to} check for LONs at ICs CI pin 5 and Step 2.
M1 pin 2 on the Display/Control
Loard. Check for HIGits at ICs HI pin 4 and PI pin 1 (on the Display/ Control board).
The HIGH at pin 1 of IC Pl should If proper logic operation
produce a LOA at pin 1 of IC MI, is present, proceed to Table causing a LOW at pin 5. A LOW at 4-7 MI pin 5 should produce a LOW at IC R1 pin 12. Trace this active 1.ON FROY level through the Interface board to IC C plall on the CPU board. (IC C piril3 should be HiGil when the RUN switch is pressed.) The resulting HIGGI at pin 3 of IC \(F\) should cause a High at pin 23 of IC H (on the CPld board).

\section*{If Incorrect}

If absent, trace logic to the RUHI/STOP swltch. Check ICs Cl and NI according to the instructions on page 4-5.

If a LON is not present at pin 5 of IC M1, check the logic of IC PI and, if necessary, check the ICs according to the iristructions on page 4-5. Clieck for 92. Vcc and Ground at IC F. If IC \(F\) or IC \(N\) appears defective, refer to Section 4-3, Step 6, page 4-20.

\section*{Problem}

Description: If JE is jumpered to JF on the Display/Control board, SIHGLE STEP/SLOW can be wisleadjng. For example, when SIMGLE STEP/SLOW is pressed for a JMP, a change cannot be detected in the LEDs. Activity can only be detected by monitoring pulses on IC \(H\) pin 23 ( (READY) on the CPU board. If pulses are not present at IC M, a problem exists in the SINGIE SJEP/SLOW circuitry. Follow the steps below.
Step Instructions If Correct If Incorrect

\section*{1 If SIMGLE STEP will not function.} follow steps \(A\) and \(B\) below:
A. Whale pressing the SINGIE STEP switch, check for LOXS at ICs C1 pin 13 and D1 pin 1 on the Display/Control board.
B. When the SIMGLE STEP switch is pressed and held, IC HI pin 11 on the Display/Control board should go HIGH. Check

If HIGHI signals and proper logic are present, proceed to Step 2.

If absent, check for HIGH signals at pin 1 of ICS CI and HI on the Display/Control board. If absent, trace continulty to VRI pin 2. If the IIIGH signal is present, check ICs Cl and MI according to the instructions on page 4-5, If IC 01 pin 2 is LOW, check pin 15 of IC NI for LOM. If absent, check pin 9 of ICs Cl and MI for a \(\overline{\mathbf{C 1 3}}\) waveform. If the waveforan is absent, refer to Section 4-3, Step 13, page 4-23. If pin 15 is IIIGH, rechect the logic of ICs NI and Cl.

Pin 13 of IC MI should be MIGH. If not, trace continulty from pin 13 of IC D1 to pin 12 of IC \(J\) and repair as necessary.
Check IC DI according to the instructions on page 4-5. Check the logic from pin 8 of IC MI on the Display/Control board to pin 23 of IC \(M\) on the CPU board. Check any suspected ICs according to

\section*{Instructions}
for HIGHIs at pins 12, 10 and 13 of IC MI. (Hote: A constant HIGH should be present at pin 13. A LOW pulse, however, will end the SIMGLE STEP operation.) Jrace the LOW pulse at IC MI pin 8 to a HIGH pulse at pin 23 of IC H on the CPU board.
2 If SLOW (on the Display/Control board) will not function, follow steps \(A\), \(B\) and \(C\) below:
A. Check for CIB pulses at pin 10 of IC Pl on the Display/ Control board.
8. Holding the SLOW switch down should produce HIGHIs at pin 9 of IC PI and at pins 1 and 13 of IC 01 on the Display/Control board.
C. Cle pulses should occur at ICs DI pin 2 and MI pin 11 on the Display/Control

If Correct

If present, proceed to Step 0.

If present, proceed to step C.

If proper operation is present, proceed to Step 3.

\section*{If Incorrect}
the instructions on page 4-5. If problems are suspected witl IC \(F\) or IC \(\boldsymbol{H}\), refer to page 4-20, step 6.

If absent, check the logic from pin 10 of IC PI to jumper JD. (JD is located next to switch A1.) If pulses are not present at pins 2,13 and 14 of IC \(x_{\text {, }}\) refer to Section 4-3. steps 9 and 10 on page 4-22 to check \(1 C s L\) and \(X\). If pin 13 of IC 01 is \(L O W\), check IC \(J\) pins 1,2 and 13 as described in Table 4-5, Step 3, page 4-39. If ping of IC Pl or pin 1 of IC Dl is LOW, check the logic of ICS CI and MI. Check ICs Cl and Hl according to the instructions on page 4-5 if necessary.
If LOW pulses are absent at pin 13 of IC MI. refer to step \(A\) on page 4-39. Any IC whose loglc does not follow its truth table should be

\section*{Iustructions}
board. LOW going pulses should be present at [C MI pin 13. (Note: A constant LOW level should never be present at MI pin 13.) Pins 12 and 10 of IC \(M\) should be Ifigil. Trace the LOW goling pulses at IC HI pin 8 to the lilall golng pulses on the READY line (pin 23 of IC \(M\) on the CPU board).

\section*{3 If SINGLE STEP and SLOW will not} actuate a stopped condition. follow steps A and B below:
A. Pressing the SINGLE STEP/ SLOH switch should produce LOWs at ICs MI pin 2 and PI pin 1 and HIGIts at ICs M1 pin 1 and P1 pin 12 on the Display/Control board. Check for a Low going pulse at pin 13 of IC MI. (Mote: This pulse nay be hard to detect. If so, hit the RUN switch to produce several of these pulses

If the proper stignals are present, proceed to Step \(B\).

Check any IC whose logic does not follow its truth table accurding to the instructions on page 4-5. Pin 1 of ICs Cl and NI should be MIGH. If not, trace continuity to VRI pin 2 and repair as necessary. If pin 13 of IC MI is constantly 1.OW, refer to Step \(A\), page 4-39.
8. Check pin 5 of IC \(I I\) on the Display/Control beard for a HIGH POC sigmat. HIGII going pulses should be present at plas 3 and 4 of IC TI.

If present, proceed to Table 4-8.

If a liligh \(\overline{P O C}\) signal is not present at pin 5 , refer to Section 4-3, step 11, page 4-22. If HIGII going pulses are absent at pins 3 and 4 , check for PSYAC and STSTE pulses at pins 2. 13, 11 and 10 of IC II . If these pulses are missing. trace logic to the CPU board according to the instructions on page 4-37, step \(C\). Check any suspected ICs according to the instructions on page 1-5.

Hote 1: Table 4-8 deals with probiens on the Display/Control board only; arenory board problems are not included in this table.
Note 2: In order to perform the PROTECT/UAPROTECT check, one nemory board that has the PROTECT/UNFROTECT option must be installed in the chassis. (16K Static boards do not have this function. PRON memory boards, whell addressed, always cause the PROTECT LEO to light.)
Problem
Description: If pressing the PROTECT switch does not protect the memory hoard from depositing new data and if the URPROTECT switch does not allow new data to be deposited, follow the steps telow.
Step Instructions If Correct If Incorrect

1 Pressing the Protect (or UNPROTECT) should produce a l.OW at pin 13 of IC GI on the Display/Control board as long as the switch is held. Pressing the UNPROTECT switch causes the same operation to occur at pin 12 of IC G1. The LOW at pin 13 of IC 61 causes a LOW at pin 10 of IC WI (for PROTECT). The LOW at pin 12 of IC 61 causes a LOW at pin 14 of IC WI (for UAPROTECT). Trace the LOH active PROTECT (or UAPROTECT) signal to bus pin 20 (or 70). (Note: The memory board unkst be addressed in order to be protected.)

\section*{If proper operation is} present, proceed to Step 2.

Check ICs \(G 1\) and \(W 1\) according to the instructions on page 4-5. Check any IC (on the Interface board) whose logic does not follow its truth table according to the instructions on page 4-5.
\begin{tabular}{|c|c|c|c|c|}
\hline & Step & Instructions & \(1 f\) Correct & If Incorrect \\
\hline \[
\stackrel{\rightharpoonup}{0}_{0}^{0}
\] & 2 & A LOW on the PS line (bus 769) should cause the PROTECT LED to light. & If so, proceed to Table 4-9 on page 4-50. & If the PROTECT LED does not light, refer to Section 4-3, step 17 on page 4-24. \\
\hline
\end{tabular}

Description: If the data input fron the SENSE switiches does not match the settings of AB-A15, follow the steps below.


Pin ll of IC J on the Interface board (SSWII) should be LOW. Cliecking loyic and continuity. trace this signal to a LOW on pin 10 of IC 2 on the Display/ Control board.
For each address switch (A0-A15) that is lifted, the corresponding output pin of either IC W or IC U on the Display/Control board should be Low.

Trace the LOW level output from IC \(W\) or IC \(U\) to a lilcill on the corresponding output pin of IC \(E\) or IC \(M\) on the Interface board. Check boalil (pin 2 of IC B on the Interface board and pin 4 of IC \(C\) on the CPO board) for HICll levels.

If correct, proceed to Step 5.

If LOWs are present at the proper IC plas, proceed to Step 6.

If proper logic is present. proceed to Step 7.

If present, proceed to Step 8.

\section*{If incorrect}
any suspected ICs according to the instructions on page 4-5.
Check for HIGils at fins 2,11 and 13 of IC \(K\). If absent, trace continuity to VRI pin 2 on the CPU board, and repair as necessary. Press RUN and check for LOW STSTī pulses on pin 1 of IC \(K\) (see Table 4-10, Step 3 on page 4-53).

Check the logic of ICs J and II on the Interface board. Check any suspected ICs according to the instructions on page 4-5.

If these IC pins are HIGI, check for shorts. Check ICS \(W\) and \(U\) according to the instructions cn page 4-5.

Check any suspected ICs according to the instructions on page 4-5.

If alsent, check IC \(V\) on the CPU board according to the instructions on page 4-5. Trace logic to a HIGII at pin 17 of IC \(M\) on the CPIJ board. Clieck any suspected ICs according to the instructions

\section*{Instructions}

A LOW SSWI level should produce LOW's at pins 6 and 13 of IC 8 on the Interface board. Pin 8 of IC a should be IIIGII, causing LOWs to appear at bus pin 57 (01GI) and pin 6 of IC B. A LOU at pin 57 should produce a HIGH at pin 6 of IC \(C\) on the CPU board. Pins 4, 5, 9 and 10 of IC B should be HIGII.
Refer to schematic 3-14.
Lifting any of the AB-Al5 address switches should cause the corresponding data line of ICs D, E and \(M\) on thee CPU board to go HIGII.

\section*{If Correct}

If correct, proceed to Step 9.

If the proper data lines are IIIGI, proceed to Table 4-10.

\section*{If Incorrect}
on page 4-5.
If any of these signals are incorrect or absent, clieck continuity and check the ICs according to the instructions on page 4-5. If HIGHs are not present at IC 8 pins 4, 5, 9 and 10, trace continuity to VRI pin 2 on the Interface board.

Check logic from the outputs of ICs \(E\) and \(M\) on the Interface board to ICS 0 and \(E\) on the CPI board. Check any suspected ICs according to the Instructions on page 4-5.

Problem
Description: If status is incorrect when the computer is turned on and if pressing the RESET switch falls to achleve proper status, follow the steps below.
Step Instructions If Correct

If present, proceed to and 14 of IC \(K\) on the CPU Loard. Step 2.

5

Check for MEMR and MI signals at IC \(K\) pins 4 and 8 on the CPU board. Check continuity from the outputs of ICs D and E to the inputs of IC \(K\) on the CPU board.
PRESET should be HIGH on the bus. If so, proceed to Step 3.

Check for a LOW going STSTB pulse If present, proceed to at pin 1 of IC \(K\) on the CPU board Step 4. wifle the computer is runaing. If pins 4 and 8 of IC \(K\) are HIGA, the MI and MEMR LEDS on the front panel should be lit.

If present, proceed to Step 5.

If the correct LEDS are lit, proceed to Section 4-5 if problems exist with the [XAMIBE/EXAMINE MEXT, DEPOSIT/DEPOSIT MEXT. ACClunliator oisplay/ ACCUNHLATOR LOAO or IN/ OUT switches.

\section*{If Incorrect}

If plas 2, 13, 11 or 14 are 10 W , trace continulty to VRI pin 2 on the CPU board. Repair as necessary. If not, check the logic for the RESET switch according to the lastructions in Table 4, page 4-32.
If absent, check continuity from pin 7 of IC \(F\) to pin 1 of IC \(K\). If continuity is absent, check IC \(F\) on the CPU board according to the instructions in Table 5, Step C, page 4-3月.
If pins 3 and 7 of IC \(K\) are constantly LOW when the conputer is running, look for shorts on the C.PU board and repair as necessary.

If the correct LEDS are not lit, check for proper logic operation from IC \(K\) on the CPU board to the front panel LEDs. Check any suspected ICs according to the instructions on page 4-5. If the ICs are working properly, refer to Step 17 on page 4-24 to check the LED circuitry.

\section*{4-5. PROM RELATED SWITCH PROBLEMS}

Section 4-5 contains procedures to solve problems relating to the EXAMINE/EXAMINE NEXT, DEPOSIT/DEPOSIT NEXT, ACCUMULATOR DISPLAY/ACCUMULATOR LOAD and IN/OUT switches. Problems involving the RESET, RUN/STOP, SIMgle STEP/SLOW, PROTECT/UNPROTECT, SENSE and STATUS switches should be checked before performing the tests in Section 4-5. Refer to Section 4-4 to solve problems of this type.

The text in Section \(4-5\) is divided into 16 major steps. These are general procedures that should always be followed when testing the PROM related switches.

\section*{Instructions}

When a PROil related switch is pressed and held, the upper four bits (RA7-RA4) of the begtaning address (as shomn to table 3-2 in the Theory of Operation section) are produced on the PROH (IC G on the Display/Control board) address IInes. The chart below shows how the Prom address lines (HA7-RA4) correspond to the switcli.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multicolumn{4}{|c|}{Address Bit} \\
\hline & RA7 & RA6 & RA5 & RA4 \\
\hline Corresponding Profl Pin & 17 & 18 & 19 & 20 \\
\hline Swltch & & & & \\
\hline EXAMIHE & LOW & IIIGII & HIGII & H13) \\
\hline ExAMIME NEXT & Hich & LOH & HE® & 111911 \\
\hline OEPOSIT & IIIGIt & HIGII & LOW & |tail \\
\hline deposit hiext & HIGII & HIGH & HIGII & LOW \\
\hline ACCUNUIATOR DISPLAY & LOW & L.OH & HIGII & HIGH \\
\hline \[
\begin{aligned}
& \text { ACCUHULATOR } \\
& \text { LOAD }
\end{aligned}
\] & HIGH & LOH & LON & IIGGis \\
\hline IN & HICHI & HICH & L.OH & LOW \\
\hline OUT & IIGGII & LOW & IIIGH & LOW \\
\hline
\end{tabular}

If no PROU1 related switches are pressed, RA7-RA4 (ilas 17-20 of IC fi) should be HIGII.

Tatole 4-11. PRON Related Switch Problems

\section*{If Correct}

If RA7-RA4 go to the appropriate levels when the corresponding switch is pressed, proceed to Step 2.

If Incorrect
If RA7-RAA are LOW when none of the switches are pressed, check for \(1.0 H\) Imput siguals at ICs VI and 21 on the Display/Control board. Trace continuity from RAA-ERA7 through RPI to VRI pin 2 (Vcc), and repair as necessary. If a HIGtI input is found, clieck the logic operation of ICS FI, UI, AI and VI. Pin 1 of ICs \(117 . U 1, Y 1\) and \(F 1\) should We iligil. If not, trace to VRI pin 2 on the tisplay/Control board. Pins 4, 5, 13 and 12 of ICs FI and II should be HIGH when none of the switches are pressed. If Higil signals are not present, trace continulty to VRI pin 2 and repair as necessary.
Press and hold down the suspected switch and trace logic to the switch from pins 17, 18, 19 and 20 of IC 6 on the Display/Control board. Check any suspected ICs according to the instructious on page 4-5.
\begin{tabular}{|c|c|c|c|}
\hline \[
\begin{aligned}
& + \\
& \mathbf{i} \\
& \mathbf{0}
\end{aligned}
\] & \[
\frac{\text { Step }}{2}
\] & \begin{tabular}{l}
Ins truet fons \\
Check for a lIIGII clear pulse (less than . 1 usec. wide) at pin 2 of IC \(P\) on the Display/Control board each thine a PROA related switcli is pressed. (Hote: In order to better detect this pulse, turn the scope's thare base to the lowest frequency setting, or highest time/ cm setting, and turn up the Intensity. A logic prole may also be needed.)
\end{tabular} & \begin{tabular}{l}
If Currect \\
If the pulse is present, proceed to Step 3.
\end{tabular} \\
\hline & 3 & Refer to schematic \(\mathbf{3} 16\), sheet 1 of 3. Press the profi related switch and clieck for proper operation (as shown in schematic 3-16) on the RA \([\)-RAJ address lines of IC \(G\) on the Display/Control board. For exanple, the DEPOSIT switch covers addresses 320-323. Address lines RAZ and RA3 (which correspond to pins 8 and 11 , respectively, of IC P) are never used. Consequently, when the DEPOSIT switch is pressed, & If address lines RAG-RAJ are operating pioperly. proceed to Step 4. \\
\hline
\end{tabular}

\section*{If Incorrect}

If the pulse is absent, check for HIGIs at pins 2 and 4 of IC \(L\) and at pins 1,2, 11 and 12 of IC \(X I\) on the Display/Control board. If absent, trace continuity to VRI pin 2 on the Display/ Control bnard. Repair as necessary. Pressing any PROM related switch wlll cause at least one LOU on the Input pins of IC \(X I\), producing a HIGII at pin 3 of IC 11 . The LOW going pulse at pin 6 ( \(\overline{\mathrm{CC}}-\overline{\mathrm{CL}} \overline{\mathrm{R}}\) ) of IC LI should cause a MIGtl pulse at IVA 2 of IC P. At the sane tine, oin 5 (AL-STB) of IC LI should pulse HIGH. If this does not occur, check ICs LI and \(\mathbf{Z}\) according to the instructions on page 4-5.
If proper operation is not present at address Itnes RAB-RA3, check IC \(P\) according to the Instructions in Jable 4-5, Step F, oll page 4-41.

\section*{Instructlons}
pulses should not be present at plos 8 and 11 of IC \(P\). then the switch is released, pulses may be present at all outputs of IC P.
The followling chart shows the correct puise level for each switch.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Switch} & \multicolumn{4}{|c|}{Address Bit} \\
\hline & BA3. & RA2 & RAI & RMO \\
\hline EXAMINE & Nip & \(p\) & P & P \\
\hline \[
\begin{aligned}
& \text { EXMMIHE } \\
& \text { NEXT }
\end{aligned}
\] & NP & NiP & P & P \\
\hline DEPOSIT & NP & NP & P & P \\
\hline \[
\begin{aligned}
& \text { DEPOSIT } \\
& \text { NEXT }
\end{aligned}
\] & NP & P & P & P \\
\hline ACCUMULATOR DISPLAY & P & P & P & F \\
\hline \[
\begin{aligned}
& \text { ACCUMLATOR } \\
& \text { LOAD }
\end{aligned}
\] & P & P & P & P \\
\hline IN & p & P & \(p\) & P \\
\hline OUT & P & P & \(p\) & \(p\) \\
\hline
\end{tabular}
\(N P=\) No pulses
\(P=\) Pulses
(Hote: This chart is valid only when the switch is pressed and held. When the switch is released, pulses may appear at all of the address lines.)
 the nuniber of S8 pulses set in Table 3-2.)

If the \(\overline{\mathrm{C}} \mathrm{T}, \overline{\mathrm{C}} \overline{\mathrm{G}}, \mathrm{co}\) and CS signals have not been clecked, refer to page 4-22 step 10. page 4-24 step 14, page \(4-24\) step 15 , and page 4-23 step 13, respectively, to check these signals. pressed, the final address (as shown in Table 3-2) should appear on Ilnes RAP-RAD and

9 One second after the switch is each PROYt data output to change levels at least once. 日it 7 of EXANINE MEXT is the only exception to this rule. Press each PROW related switch while nonItoring the output pins of IC G on the DIsplay/Control board for pulses.
Check for Higil signals at plins 2, 14 and 11 of IC \(A\) on the oisplay/Control board. Check continulty from pins 1 and 12 of IC \(P\) to pin 1 of IC \(A\) and to pln 2 of IC \(z\) on the Dlsplay/ Control board.
remain there untll the switch

If Correct
If these signals are func. tloning properly, proceed to Step 7.

If constant levels are not present, proceed to Step 8 .

\section*{If Incorrect}

Repair according to the instructions on the appropriate page.

If a constant LOH or HIGilt signal is present on pins \(4,5,6,7,8,9,10\) or 11 of IC \(G\) on the Display/Control board when a switch is pressed, check continuity with an olimmeter and look for shorts and bad socket connections. Repair as necessary.

If Hich signals and contnuity are present, proceed to step \(y\).

If correct, proceed to Step 10.
is released. 177 should also be present at IC \(G\) on the oisplay/ Control board.
Refer to the following chart and check for 5 pulses at pins 4,6 , 8, 10, 15, 17, 19 or 21 of IC A on the Display/Control board.
\begin{tabular}{|c|c|}
\hline Switch & S Pulse \\
\hline EXAMINE & S1, \$2, 55, 57, 58 \\
\hline EXAMIME HEXT & S5, S7, 58 \\
\hline UEPOSIT & S1, 56, 57 \\
\hline deposit next & \$1, 56, S7, S8, \$5 \\
\hline accinnlator dISPLAY & S3, \$4, S5, S7, S \\
\hline accumilator LOAD & \[
\begin{aligned}
& \mathrm{S} 1,53,54,55, S 7
\end{aligned}
\] \\
\hline IN & \[
\begin{aligned}
& \$ 2, S 3, S 4, \\
& \$ 0
\end{aligned}
\] \\
\hline out & \[
52,53, \$ 4, \$ 5,57,
\] \\
\hline
\end{tabular}

The \(S\) pulses listed in Step 10 should produce the following results:
A. For each A0-Al switch that is up, sl should produce a HIGH pulse on the corres. ponding output pin of IC \(E\)

If present, proceed to Step 8 .

If the proper pulses are absent, or if the inproper pulses are present at IC A, check IC A according to the instructions on page 4-5. Also look for shorts and repair as necessary.

If these HICli pulses are absent, trace continulty from pin 21 of IC A to the input pins of ICs \(Y\) and \(W\) on the Display/Control board. Also trace continulty from the output plins of ICs \(Y\) and \(W\)

\section*{Iustructions}
or IC \(M\) on the Interface board. To check for SI, press the DEPOSIT switch.

\section*{If Correct}

If Incorrect
to the input pins of ICs E and \(N\) on the Interface board with the corresponding switch up. Repalr as mecessary. Check logic operation from the input pins of ICs \(Y\) and \(H\) on the Oisplay/Control board to the output pins of ICs \(E\) and \(M\) on the Interface board. Check any suspected ICs according to the instructions on page 4 -5.
B. A IIIGH S 2 pillse should cause LOW pulses at the outputs of ICs \(W\) and \(U\) on the Display/ Control board (if the corresponding switch is up).
C. HIGII S3 and SA pulses should produce HIGils at ICs Bl pin 13 and T pin 13 on the Display/Control board.
D. A HIGII S5 pulse should produce LOWs at IC A pins 1 and 15 and IC \(S\) pin 1 on the Display/Control board.
E. A HIGH S6 pulse should produce a lligil MWRITE pulse at bus pin 68 and a HIGII DIGI pulse at bus pin 57.

If LOH pulses are preseat, proceed to Step C.

If IIIGH signals are present at 81 pin 13 and 1 pin 13. proceed to Step 0.

If LOW signals are present, proceed to Step E.
f HIGH pulses are present proceed to Step F.

If LOW pulses are absent, check the logic of ICs AI, \(1, W\) and \(Y\). Test the ICs according to the Instructions on page 4-5, if necessary.

If HIGH pulses are absent, check continuity with an dumeter and repair as necessary.

If LOW signals are absent, check continuity from pin 10 of IC A to pla 9 of IC AI on the Olsplay/ Control board. If the logic on IC Al is incorrect, check the IC according to the instructions on page 4-5.
If a ligill marite pulse is absent at bus pin 68 , check for a LOW \(\overline{D E}{ }^{\text {P }}\) pulse at pin \(\theta\) of IC J. If abisent, check pin 10 of IC \(\mathbf{J}\) on the DIsplay/


\section*{If Incorrect}

Control board when the switch is pressed. If absent, check cont liusity from pin 10 of IC \(J\) to pin 13 of IC A, pin 2 of IC 2, and pins 12 and 1 of IC \(P\). Repair as necessary. Pins 2 and 14 of IC \(A\) should be IIIGI. If not, trace continulty to Vcc. If the DEP pulse is still absent, check IC \(J\) according to the Instructions on page 4-5. If IC \(J\) is working properly, and if continuity is present, check ICs \(A\) and \(H\) on the Interface board for proper logic operation.
If a HIGH DIGI pulse does not occur at bus pin 57. trace logic frow JC C pin 5 on the Display/Control board to a LOW pulse at pins 6 and 12 of IC \(B\) on the Interface board. Trace the RIG! pulse from IC B pin 8 to a IIIGI at pin 6 of IC \(C\) on the CPU board. Pin 2 of IC B sliould pulse lifgil stimultaneously with IC C pin 6 . If not, check the logic from pin 2 of IC B to pin 17 of IC \(M\) on the CPU board. Check the ICs, if necessary, according to the instructions on page 4-5. If absent, check for a CS signal at pin 4 of IC \(J\) and for IIIGH pulses from IC P pin 12 to pin 5 of IC \(\mathbf{J}\) on the Display/Control board. If the signals are absent, trace continulty and repair as necessary. Trace logic to IC B pin 12 on the Interface board. Pins 4, 5, 9, 10, 13 and 2 of if \(B\)

\section*{If Incorrect}
should be HIGII. If pins 4, 5, 9 or 10 are LOH, trace contimuity to VR1 pln 2 on the Interface board. If pin 2 of IC 8 is LOW, trace logic and continulty to pin 17 of IC \(M\). IC M pin 17 should te HIGII. If not, look for shorts and check IC \(Y\) according to the instructions on page 4-5. If pin 13 of IC \(B\) is LOH, check IC \(J\) on the Interface board according to the instructions on page 4-5. Pins 12 and 13 of IC \(J\) should be LOH. If not, check ICS \(C\) anil 0 on the Interface board according to the instructions on page 4-5. s7 should produce a LOW pulse at pin 12 of IC \(B\), causing a HIGH pulse at pin 1 (of IC B). If a HIGII pulse is not present at pin I, check IC B according to the instructions on page 4-5. Trace the illat pulse from IC B pin 1 to IC cin 5 on the CPU board. (Pin 4 of ic \(C\) should be liIGII.) Absence of a LOW pulse at pin 6 of IC B will cause all "I's" to be deposited into meamory (no matter bow the \(A P-A 7\) switches are set) when the DEPOSIT switch is pressed. Pressing the EXAMINE switch will cause HIGlls only at A3, A4 and A5 (nn matter how the Ag-Als switches are set), slince the CPII recelves an RST 7 (377) instruction and Jumps to location 070.
G. A ligh se pulse should produce a liIGI READY pulse on pla 23 of IC \(M\) on the CPU Doard.

Check the DEPESIT switch for proper operation; it should deposit each bit separately.

If Correct
If present, proceed to Step 12.

Proceed to Step 13.

If the READY pulse is absent at pin 23, check for a HIGili pulse (from IC P) at pin 1 of [C J . on the Display/Control board and for a CS signal at pin 2 (of IC J). If the pulse is absent at pin 1 , check continuity to plns 1 and 12 of IC P. Repair as necessary. If the CS signal is absent at pin 2 , refer to Step 13 on page 4-23. Trace logic from pin 12 of IC \(J\) to a HIGH pulse on pin 11 of IC MI. Check any suspected ICs according to the instructlons on page 1-5. Pins 12 and 10 of IC HI should be IIIGII. If not, trace continuity to Ycc. Pin 13 of IC \(M\) should be HIGH. If a constant LOW is present, check logic at ICs JI and II and replace, if necessary. Trace logic from IC MI pin 8 to IC M on the CPU board. Replace ICs and repair shorts or opens if necessary. If ICs \(M\) or \(F\) appear defective, refer to Section 4-3, Step 6 on page 4-20.
If the switch cannot deposit the bits separately, try different bit combinations. A bit that cannot be deposited separately may be dependent on another blt; check for shorts with an ohuneter set at XIK or higher. A LOW resistance reading Letween two data llnes Indicates a short. Repair as necessary.
\begin{tabular}{|c|c|c|c|c|}
\hline 客吕 & Step & Instructions & 1 f Correct & If_Incorrect \\
\hline -88080 & 13 & Lower address switclies AB-AlS in order to 1solate any effect they may have on the circuitry. The switch symptoms should not change. & If there is no clange in the syaptoms, proceed to Step 14. & If the syinptoms change when AB-Al5 are lowered, clieck the logic operation of ICs W, U, 2, AI and A. If tiecessary, check the ICs according to the instructions on page 4-5. \\
\hline & 14 & ICs 81 and \(T\) on the Display/ Control board are not needed for the EXAMIAE, EXNHINE NEXT. DEPOSIT and DEPOSIT HEXT functions. If protleus occur with these functions, turn power off and remove ICs BI and \(I\) from the board. Renoval of 81 and T will isolate any effects these Iis mioy cause. Itowever, the switch symptons should not change. & If the synutouns do not change, make sure power is off and refinstall lCs 11 and T. Proceed to Step 15. & If the syarptows change, check pins 1 and 2 of both ICs for LOHs. If absent, trace continuity to the Ground pin of the 7805 voltage regulator on the Display/Control board. Pin 13 of toth ICs should be LOW. If not, trace continuity to pin 17 (for IC BI) or 15 (for IC T) of IC A. Repair as necessary. Pin 13 of both ICs should never pulse lighi for the EXAMINE/EXAMINE HEXT or DEPOSIT/DEPOSIT NEXI functions. Pin 14 of both ICs should be IIIGH. If not, trace continuity to Ycc (VAl pin 2). \\
\hline & 15 & Examine the IC outputs in order to lest the Display/ Control board's open collectors (ICs \(Y, W\) and \(U\) ), the address switches and continuity to pull-up resistors R41-R48 by lifting up each address switch (Aß-Al5) separately. & Proceed to Step 16. & \begin{tabular}{l}
If any of the outputs fail to go HIfill when the corresponding address switch is lifted, check for a LOW input signal. If the input is not LOW. check for slorts and continuity to pin 21 of IC \\
A. A LOH Input signal indicates that a bad IC exists or that one of the components is holding the line LOW. Check Vcc and Ground to the IC. Pin 13 of both ICs Bl and T should be LON. If not, trace continuity back to IC \(A\) and check IC
\end{tabular} \\
\hline
\end{tabular}


Instructions
2) Make sure Junliper Jo to \(J C\) is present on the interface board.
3) Clieck for Lows at , ins 2 and 1 of JCs \(\theta 1\) and \(r\) on the Display/Control board. (A constant Higil should be present at pin 14 of both ICs.)
4) As long as the Accuand- Proceed to Step 5). lator display switcil is held, pin 2 of ic \(G\) on the Interface binard should be LOW. Pins 13 and 14 of IC 6 should be HIGH and plo 1 should be LOW.
5) Pressing the accurwlator Proceed to Step B. dIsplay switch should produce LOH pulses at plons \(\theta\) and 9 of IC \(D\) on the Interface board. As a result, pin 10 of IC D should pulse iliga. Pins 10 and 11 of IC K should also pulse \(\quad 116 G\).

If Correct
Proceed to Step 3).

Proceed to Step 4).

Proced to

\section*{If Incorrect}

Repair if necessary.

If pins 2 and 1 are High, trace continulty to Ground (pIn 3 of VRI) on the Display/Control board. If pin 14 is LOH, trace continulty to VRI, pin 2. Repalr as necessary.

If pin 2 is HIGH, trace logic from IC \(G\) to IC YI on the Display/Control board. Check any suspected ICs according to the instructions on page 4-5. If pins 13 and 14 of IC \(\mathbf{G}\) are LOW, trace contlnulty to VRI pln 2 (on the Interface board) and repalir as necessary.

Since pulses are usually too rapld to detect visually, run the following program to generate several pulses.
\begin{tabular}{ccc} 
Location & & 日lit_Pattern \\
\cline { 1 - 1 } & & 300 \\
001 & & 333 \\
002 & & 377 \\
003 & & 303 \\
004 & & 000 \\
& & 000
\end{tabular}
Instructions
If Jumper JE to JF is
present on present on the Interface hoard, a Hilll pulse should be present at pin 9 of IC \(K\). The resulting Low at pin e (of iC K) should produce a Highl pulse at pin 11 of \(\mathrm{JC} G\).
B. If the accumulator deposit switcli will not function, check the inputs of ICs \(\boldsymbol{B l}\) and T as described in Step 14 on page 4-65.
c. If the in switch will not function, check the SENSE switch operation as shown in Table 4-9, starting on page 4-50.
0. If the OUT switch will not function, check the sense switch operation as shown in Table 4-9, startling on page 4-50.

If Correct If Incorrect
(Hote: Jumper JE to JF on the Display/Control board must be absent for the following check.) To check the levels of ICS D. J and G pin 4, stop the computer and exainine to location 000 . Lift the SINGLE STEP switch twice with the above program deposited into menlory. If pin 10 of ic \(K\) is LOW, trace the SOUT logic to the CPU board. If pin II of ic \(K\) is \(10 H\), trace the PWR signal to IC \(M\) on the CPU board. Check any suspected ICs according to the instructions on page 4-5.

KLTAM B
SECTION V
ASSEMMILY

5-1/(5-2 blank)

\section*{5-7. GENERAL}

Section \(V\) contains instructions for the circuit and mechanical construction of the Altair 8800 b computer. Included in this section are assembly hints, detailed component installation instructions, and printed circuit board and main frame assembly instructions.

\section*{5-2. ASSEMBLY HINTS}

Before beginning the construction of your unit, it is important that you read the "MITS Kits Assembly Hints" booklet included with your kit. Pay particular attention to the section on soldering, because most problems occur as the result of poor soldering. It is essential that you use the correct type of soldering iron. A 25-30 watt iron with a chisel tip (such as an Ungar 776 with a 7155 tip) is recommended in the assembly hints booklet.

\section*{NOTE}

Some important warnings are also included in the hints booklet. Read them carefully before you begin work on your unit -- failure to heed these warnings could cause you to void your warranty.

Check the contents of your kit against Appendix B (Parts List) in this manual to make sure you have all the required components, hardware, and parts. The components are in plastic envelopes; do not open them until you need the comporients for an assembly step. You will need the tools called for in the "MITS Kits Assembly Hints" booklet.

As you construct your kit, follow the instructions in the order they are presented in the assembly manual. Always complete each section before going on to the next. Two organizational aids are provided throughout the manual to assist you: 1) Boxed off parts identification lists, with spaces provided to check off the components as they are installed; 2) reproductions of the silkscreens showing previously installed components, compenents being installed, and components yet to be installed (Figure 5-1).


5-1. Typical Silkscreen

PRINTED CIRCUIT BOARD VISUAL INSPECTION
It is recommended that a visual inspection of the PC Board(s) in your kit be made before beginning the assembly procedures.

Look for etching "bridges" or etching "opens" in the printed circuit lands, as shown in the drawings below:


This could also appear as a "hairline" cut.

A thorough visual inspection will eliminate one possibility for errors, should the bcard not operate properly after it is assembled. Troubleshooting efforts may then de concentrated elsewhere.

5-3. COMPONENT INSTALLATION INSTRUCTIONS

Pages 5-6 through 5-12 describe the proper procedures for installing various types of components in your kit.

Read these instructions over very carefully and refer back to them wnenever necessary. Failure to properly install components may cause permanent damage to the component or the rest of the unit; it will definitely void your warranty.

More specific instructions, or procedures of a less general nature, will be included within the assembly text itself.

Under no circumstances should you proceed with an assembly step without fully understanding the procedures involved. A little patience at this stage will save a great deal of time and potential "headaches" later.

\section*{5-4, Resistor Installation Instructions}

Resistors have four (or possibly five) color-coded bands as represented in the chart below. The fourth band is gold or silver and indicates the tolerance. NOTE: In assembling a MITS kit, you need only be concerned with the three bands of color to the one side of the gold or silver (tolerance) band. These three bands denote the resistor's value in ohms. The first two bands correspond to the first two di弓its of the resistor's value and the third band represents a multiplier.

For example: a resistor with red, violet, yellow and silver bands has a value of 270,000 ohms and a tolerance of lo\%. By looking at the chart below, you see that red is 2 and violet 7. By multiplying 27 by the yellow multiplier band ( 10,000 ), you find you have a 270,000 ohm ( 270 K ) resistor. The silver tand denotes the \(10 \%\) tolerance. Use this process to choose the correct resistor called for in the manual.
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{FESISTOR CCLOR CODES} \\
\hline COTOP. & \[
\begin{gathered}
\text { BANDS } \\
1 \approx 2
\end{gathered}
\] & \begin{tabular}{l}
3rd BAND \\
(Multipliez)
\end{tabular} \\
\hline & & \\
\hline B1ack & 0 & 1 \\
\hline Brown & 1 & 10, \\
\hline Red & 2 & \(10^{2}\) \\
\hline Orange & 3 & \(10^{3}\) \\
\hline : Yeilow & 4 & \(10_{5}^{4}\) \\
\hline 'Green & 5 & \(10^{5}\) \\
\hline Blue & 6 & 107 \\
\hline Violet & 7 & 108 \\
\hline Gray & 8 & \(10_{9}^{9}\) \\
\hline White & 9 & \(10^{9}\) \\
\hline
\end{tabular}
1. Using needle-nose piiers, bend the leacs of the resistor at right angles to matcin their respective holes on the PC board.
2. Install the resistor into the correct holes on the silk-screened side of the \(P C\) board.
3. Holding the resistor in place with one hand, turn the board over and bend the two leads slightly outward.
4. Solder the leads to the foil patte on the back side of the board; thenclip off any excess lead lengths.

5-5. Capacitor Installation Instructions

\section*{A. Electrolytic Capacitors}

Polarity must be noted on electrolytic capacitors before they are installed.

The electrolytic capacitors contained in your kit may have one or possibly two of three types of polarity markings. To determine the correct orientation, look for the following.


One type will have plus (+) signs on the positive end; another will have a band or a groove around the positive side in addition to the plus signs. The third type will have an arrow on it; in the tip of the arrow there will be a negative (-) sign. The capacitor must be oriented so the arrow points to the negative side.
Install the electrolytic capacitors using the following procedure. Make sure you have the correct capacitor value before installing each one.
1. Bend the two leads of the capacitor at right angles to conform to their respective holes on the board. Insert the capacitor into the holes on the silk-screened side of the board, aligning the positive side with the " + " signs printed on the board.
2. Holding the capacitor in place, turn the board over and bend the two leads slightly outward. Solder the leads to the foil (bottom) side of the board and, clip off any excess lead lengths.
B. Epoxy Dipped Tantalum, Epoxy Dipped Ceramic, and Ceramic Disk Capacitors

Polarity must be noted on epoxy dipped tantalum capacitors before they are installed.
There are two types of epoxy dipped tantalum capacitors contained in you your kit. The first type is blue on the positive side. The second type is marked with "+" signs on the positive side. 8oth types of epoxy dipped tantalum capacitors are shown in the drawings below.


The epoxy dipped ceramic capacitors and the ceramic disk capacitors are non-polarized.

These two types of capacitors are shown in the drawings below.


Install these 4 types of capacitors using the following procedure. Make sure you have the correct capacitor value before installing each one.
1. Bend the two capacitor leads to conform to their respective holes on the board.
2. Insert the capacitor into the correct holes from the silk-screened side of the board. Holding the capacitor in place, turn the board over and bend the two leads slightly outward.
3. Solder the two leads to the foil (bottom) side of the board and, clip off any excess lead lengths.

5-6. Diode Installation Instructions

NOTE: Diodes are marked with a band on one end indicating the cathode end. Each diode must be installed so that the end with the band is oriented towards the band printed on the PC board. Failure to orient the diodes correctly may result in permanent damage to your unit.


0100E

Use the following procedure to install diodes onto the board. Refer to the list of Diode part Numbers included for each board to make sure you install the correct diode each time.
1. Send the leads of the diode at right angles to match their respective holes on the board.
2. Insert the diode into the correct holes on the silk screen, making sure the cathoce end is properly oriented. Turn the board over and bend the leads sligntly outward.
3. Solder the two leads to the foil pattern on the back side of the board; then clip off any excess lead lengths.

5-7. Transistor Installation Instructions

To install transistors, use the following instructions.

NOTE: Always check the part number of each transistor before you install it. (See listing of Transistor Part Numbers for each board.) Some transistors look identical but differ in electrical characteristics, according to part number. If you have received substitute part numbers for the transistors in your kit, check the Transistor Identification Chart which follows these instructions to be sure you make the correct substitutions.

NOTE: Always make sure the transistor is oriented so that the emitter lead is installed in the hole on the PC board labeled with an "E". To determine which lead is the emitter lead, refer to the Transistor Identification Chart.
1. After the correct transistor has been selected and the leads have been properly oriented, insert the transistor into the holes on the silk-screened sice of the board.
2. Holding the transistor in place, turn the board over and bend the three leads sligintly outward.
3. Solcer the leads to the foil pattern on the back side of the board; then clip off any excess lead lenghts.

in the illustration above the outline of each type of transistor is SHOWN ABOVE THE PADS ON THE CIRCUIT BOARD WITH THE CORRECT DESIGNATION FOR EACH OF THE THREE LEADS. USE THIS INFORMATION TOGETHER WITH THE INFORMATION IN THE ASSEMBLY MANLAL FOR THE CORRECT ORIENTATION OF THE TRANSISTORS AS YOU INSTALL THEM.
the following is a list of possible substitutions: if any others are USED YOU WILL RISK DAMAGING YOUR UNIT:

2 2N4410 \(=\) EN4410 \(=\) CS4410 \(=\) CS4437, CS4438, TIS98, ST98, S38473 (NPN) EN2907 \(=2\) N2907 \(=\) PN2907 \(=\) ST2907, CS4439 (PNP)
WHEN MAKING SUBSTITUTIONS, REFER TO THE ILLUSTRATION TO DETERMINE THE CORRECT ORIENTATION FOR THE THREE LEADS.
*Configuration of the leads on EN2907 may vary.

\section*{-8. IC Installation Instructions}

All ICs must be oriented so that the notched end is toward the end with the arrowhead printed on the PC board. Pin I of the IC should correspond with the pad marked with the arrowhead. If the IC does not have a notch on one end, refer to the IC Identification Chart to identify Pin 1.

To prepare ICs for installation:
All ICs are damaged easily and should be handled carefully -- especially static-sensitive MOS ICs. Always try to hold the IC by the ends, touching the pins as little as possible. When you remove the IC from its holder, CAREFULLY straighten any bent pins using needlenose pliers. All pins should be evenly soaced and should be aligned in a straight line, perpendicular to the body of the IC itself.
A. Installing ICs without sockets:
1. Orient the IC so that Pin 1 coincides with the arrowhead on the PC board.
2. Align the pins on one side of the IC so that just the tips are inserted into the proper holes on the board.
3. Lower the other side of the IC into place. If the pins don't go into their holes right away, rock the IC back, exerting a little inward pressure, and try again. Be patient. The tip of a small screwdriver may be used to help guide the pins into place. When the tips of all the pins have been started into their holes, push the IC into the board the rest of the way. Tape the IC to the board with a piece of masking tape.
4. 'Turn the board over and solder each pin to the foil pattern on the back side of the board. Be sure to solder each pin and be careful not to leave any solder bridges. Remove the masking tape.

\section*{WARNING:}

Make sure none of the pins have been pushed underneath the IC during insertion.
B. Installing ICs with sockets:
1. Referring to the drawing below, set the IC socket into the designated holes on the board and secure it with a piece of masking tape.

2. Tunn the board over and solder each pin to the foil pattern on the back side of the board. Be sure to solder each pin and be careful not to leave any solder bridges. Remove the masking tape.
3. Orient the IC over the socket so that Pin 1 coincides with the arrowhead on the PC board.
4. Align the pins on one side of the socket so that just the tips are inserted into the holes.
5. Lower the other side of the IC into place. If the pins don't go into their holes right away, rock the IC back, exerting a little inward pressure, and try again. Be patient. When the tips of all the pins have jeen started into their holes, push the IC into the socket the rest of the way.

Apr41, 1977 88005

\section*{MOS IC SPECIAL HANDLING PRECAUTIONS}

> There are several MOS integrated circuits contained in this kit. These IC very sensitive to static electricity and transient voltages. In order to prevent damaging these components, read over the following precautions and adhere to them as closely as possible. FAILURE TO DO SO MAY RESULT IN PERMANENT DAMAGE TO THE IC.
1) All equipment (soldering iron, tools, solder, etc.) should be at the same potential as the PC board, the assembler, the work surface and the IC itself along with its container. This can be accomplished by continuous physical contact with the work surface, the components, and everything else involved in the operation.
2) When handling the IC, develop the habit of first touching the conductive container in which it is stored before touching the IC itself.
3) If the IC has to be moved from one container to another, touch both containers before doing so.
4) Do not wear clothing which will build up static charges. Preferably wear clothing made of cotton rather than wool or synthetic fibers.
5) Always touch the PC board before touching the IC to the board. Try to maintain this contact as much as possible while installing the IC.
б) Handle the IC by the edges. Avoid touching the pins themselves as much as possible.
7) Dry air moving over plastic can result in the development of a significant static charge. Avoid placing the IC near any such area or object.
8) In general, never touch anything to the IC that you have not touched first while touching both it and the IC itself.

PN I
 PIN1

PIN 1



PIN :


PFN 1


PIN


PIN 1


INTEGRATED CIRCUITS (ICs) CAN COME WITH ANY ONE OF, OR A COMBINATION OF, SEVERAL DIFFERENT MARKINGS. THESE MARKINGS ARE VERY IMPORTANT IN determining the correct orientation for the ics when they are placed ON THE PRINTED CIRCUIT BOARDS. REFER TO THE ABOVE DRAWING TO LOCATE PIN 1 OF THE ICs, THEN USE THIS INFORMATION IN CONJUNCTION WITH THE INFORMATION BELOW TO PROPERLY ORIENT EACH IC FOR INSTALLATION.

WFRNING: INCORRECTLY ORIENTED IC'S MAY CAUSE PERMANENT DAMAGE!


THE DRAWING ON THE LEFT INDICATES VARIOUS METHODS USED TO SHOW THE POSITION OF ICS ON THE PRINTED CIRCUIT BOARDS. THESE ARE SILK-SCREENED DIRECTLY ON THE BOARD. THE ARROWHEAD INDICATES THE POSITION FOR PIN 1 WHEN THE IC IS INSTALLED.

5-9. INTERFACE CARD ASSEMBLY

5-10. IC INSTALLATION (Figure 5-2)
Install the following 22 integrated circuits (Bag 1) on the Interface Card according to the IC Installation Instructions, Section A, given on page 5-10. IC \(G\) will be installed with a 24 -pin socket according to the IC Installation Instructions, Section \(B\), nage 5-10.

The chart below lists the 22 ICs, their corresponding part numbers, and acceptable part substitutions.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{IC Part Numbers} \\
\hline \[
\begin{gathered}
\text { () } \begin{array}{c}
C, E, M, P, R, T \\
U, V, W, X, Y
\end{array}
\end{gathered}
\] & 74LS04 or 74LSI4 \\
\hline () \(A, B, L\) & 74LS20 or 74LS13 \\
\hline () F,H,N,S & \[
\begin{aligned}
& 74367 \text { or } 8097 \text { or } \\
& 8 T 97
\end{aligned}
\] \\
\hline () 3 & 7400 or 74LS00 \\
\hline () 0 & 7402 or 74LS02 \\
\hline () K & 7410 or 74LS10 \\
\hline \[
\begin{gathered}
\text { () } G \text { (with } \\
\text { socket) }
\end{gathered}
\] & 8212 \\
\hline
\end{tabular}


3-2. Interface IC Instaliation

5-11. RESISTOR INSTALLATION (Figure 5-3)

Install the 7 resistors, R1 through 27 (Bag 5), on the Interface Card according to the Resistor Installation Instructions given on page 5-6.
NOTE
Save the excess resistor
leads for use in Paragraph
\(5-15\).

-
5-3. Interface Resistor Installation

5-12. SUPPRESSOR CAPACITOR INSTALLATION (Figure 5-4)

There are 22 suppressor capacitors (Bag 2) to be installed on the Interface Card. These capacitors are used for noise suppression. They are located next to the ICs on the silkscreen, but they have no individual component designations. Install the suppressor capacitors according to the Ceramic Disk Capacitor Installation Instructions given on page 5-7.

Suppressor Capacitor Values
( ) 22 suppressor
0.Iuf, 12 V or capacitors 0.1uf, 16 V

\section*{5-13. CAPACITOR INSTALLATION (Figure 5-4)}

Install the two electrolytic capacitors, Cl and C3 (Bag 2), and the two ceramic disk capacitors, C2 and C4 (Bag 2), according to the instructions given on page 5-7.

The chart below lists the 4 capacitors and their values.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Capacitor Values} \\
\hline ( ) C1, C3* & \[
\begin{aligned}
& \text { 20uf - 35uf, } 12 \mathrm{~V}-20 \mathrm{~V}, \\
& \text { electrolytic }
\end{aligned}
\] \\
\hline ) \(\mathrm{CL}, \mathrm{C4}\) & 0.1uf, 12v or 0.7uf, 16V, ceramic disk \\
\hline
\end{tabular}
*Cl and C3 may have any value within the range shown.


5-4. Interface Suppressor Capacitor and Capacitor Installation

5-14. JUMPER CONNECTIONS (Figure 5-5)

There are two jumper wires to be installed on the Interface Card. Use the capacitor leads saved from the Suppressor Capacitor Installation: Cut two leads, to l-inch lengths, and jumper the following pads on the Interface Card.

Jumper Connections
() JC to JD
() JE to JF

NOTE
Do not jumper JA to \(3 B\) here.

5-15. FERRITE BEAD INSTALLATION TFigure 5-6)

Install the three ferrite beads, Ll through L3 (Bag 3), according to the following instructions.
1. Using the resistor leads saved from Paragraph 5-11, cut three l-inch lead lengths.
2. Insert a lead chrough the bead, and bend the ends so they conform to their designated holes on the Interface Card.
3. Insert the leads into the card, and solder to the foil (bottom) side of the card. Be sure not to leave any solder bridges and clip off any excess lead lengths.


5-5. Interface Jumper Connections

\title{
INSERT PAGE
}

\author{
Altair 8800b \\ Interface Card Assembly Procedure \\ Addendum to page 5-16, Jumper Connections
}

If the \(D / C\) Interface Board jumpers are installed according to the instructions given on page 5-16, the front panel data lights will display outputs to channel \(377,(25510)\). If jumper \(\mathrm{JE}-\mathrm{JF}\) is removed, the data lights will display oufputs to all channels. For a more detailed discussion of these jumper options, refer to the Theory of Operation Manual, page 3-60, and Figura 3-15 (sheet 3).

5-16. VOLTAGE REGULATOR INSTALLATION (Figure 5-7)
-Install the voltage regulator, VR1 (Bag 1), and heat sink on the Interface Card according to the following instructions.
1. Set the regulator in place on the silk-screened side of the Interface Card, aligning the leads with their designated holes.
2. Use needle-nose pliers to bend each of the three leads at a right angle to conform to its proper hole on the card.
3. Referring to Figure 5-7, set the regulator and heat sink in place on the silk-screened side of the card. Secure them in place with a \#6-32 \(\times 3 / 8\) inch screw, a \#6 lockwasher, and a \#6-32 nut.
4. Solder the three leads to the foil (bottom) side of the card. Be sure not to leave any solder bridges.
5. Clip off any excess lead lengths.

Voltage Regulator Part Number
() VR1 7805
NOTE
Use heat sink grease when in-
stalling this component.
Apply the grease to all metal
surfaces which come in contact
with each other.


5-7. Interface Voltage Regulator Installation

\section*{5-17. MALE CONNECTOR INSTALLATION (Figure 5-8)}

Install one 10-pin Male Connector, P3 (Bag 3), on the Interface Card according to the following instructions.
1. Orient the connector as shown in Figure 5-8, with the bent pins pointing towards the top of the card.
2. Insert the short pins into the 10 designated holes on the silkscreened side of the card.
3. Solder each pin to the foil (bottom) side of the card. Be sure not to leave any solder bridges.
4. Clip off any excess lead lengths.
5. The arrow on the silkscreen points to Pin \#1. After installing the male connector, clip off pin \({ }^{4} 2\) of the connector. This is done for keying purposes. Further keying instructions are given in Paragraph 5-76.


5-3. Interface Male Connector Installation

5-18. RIBBON CABLE PLUG INSTALLATION (FIGURE 5-9)
- Install the two ribbon cable plugs, P1 and P2 (Bag 4), on the Interface Card according to the following instructions.
1. Orient the Ribbon Cable Plug as shown in Figure 5-9, so that the socket end of the plug hangs over the left side of the card.
2. Insert the pins into their proper holes and solder each pin to the foil (bottom) side of the card. Be sure not to leave any solder bridges.

\section*{NOTE}

The socket end of the Ribbon Cable plug will be connected later in Paragraph 5-75.


5-9. Interface Ribbon Cable Pluc Installation

5-19. DISPLAY/CONTROL BOARD ASSEMBLY
5-20. IC SOCKET AND IC INSTALLATION (Figure 5-10)

There are 4 ICs, A, G, T, B1 (Bag10), to be installed with sockets on the Display/Control Board. Install these sockets and ICs according to the Integrated Circuit Installation Instructions, Section B, given on page 5-10.
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Silkscreen \\
Designation
\end{tabular} & \begin{tabular}{l} 
IC Part \\
Number
\end{tabular} & \begin{tabular}{l} 
Socket \\
Size
\end{tabular} \\
\hline () A, T, BT & 8212 & 24 -pin \\
() G & \(1702 A^{*}\) & 24 -pin \\
\hline \begin{tabular}{l} 
IIC G is a prograrmed \\
labelled "BROM IC \\
\hline
\end{tabular} \\
\hline
\end{tabular}


5-i0. Display/Control IC Socket and IC instaliation

5-21. IC INSTALLATION (Figure 5-11)
Install the following 42 integrated circuits (Bag I) on the Display/ Control Board according to the Integrated Circuit Installation Instructions, Section A, given on page 5-10.



的
s-1i. Display/Control IC Installation

\section*{5-22. RESISTOR INSTALLATION} (Figure 5-12, page 5-24)

There are 76 resistors (Bags 2, 3 and 4) to be installed on the Display/Control Board. Install these resistors according to the Resistor Installation Instructions given on page 5-6.

Do NOT install R76 at this time. It will be installed on the back of the board when the Voltage Regulator installation (page 5-30) has been completed.

\section*{NOTE}

Save any excess resistor leads for jumper connections in Paragraph 5-24 and for ferrite bead installation in Paragraph 5-28.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{Resistor Values} \\
\hline \[
\begin{aligned}
& \text { ( ) R2-R19, R21, R22, R24-R26, } \\
& \text { R28-R30, R32-R41, R73 }
\end{aligned}
\] & 220 ohm (red, red, brown) 1/2W \\
\hline () R50, R75 & 100 ohm (brown, black, brown) 1/2W \\
\hline ( ) R66 & 470 ohm (yellow, violet, brown) 1/2W \\
\hline ( ) R20 & 1K ohm (brown, black, red) \(1 / 2 \mathrm{~W}\) \\
\hline \[
\begin{aligned}
& \text { ( ) R1, R23, R27, R31, R42-R49, } \\
& \text { R5i-R65, R67-R72, R74-R }
\end{aligned}
\] & 2.2 K ohm (red, red, red) \(1 / 2 \mathrm{~W}\) \\
\hline ( ) R76 & 5 ohm (wire wound resistor; has no color codes) 5W \\
\hline
\end{tabular}
* Due to supply variations, the 5 ohm, 5 watt resistor supplied with your kit will be one of three sizes:
a) Diameter \(=.22^{\prime \prime}\), length \(=.7^{\prime \prime}\)
b) Diameter \(=.17^{\prime \prime}\), length \(=.9^{\prime \prime}\)
c) Diameter \(=.3^{\prime \prime}\), length \(=.9^{\prime \prime}\)

Size "A" and size "B" resistors should be installed on the back of the board in the position shown on the silkscreen. Size "C" resistors should also be installed on the back of the board, however, the resistor leads must be left long enough so that the resistor will fit underneath the mother board. The resistor can be positioned correctly by holding the Display/Control Board vertically against a table top and bending the resistor down until it is flush against both the board and the table top. Be sure to insulate the resistor leads with tubing so that there are no bare leads exposed. Be especially careful to see that the resistor lead cannot short to the mounting screw of the 5 volt regulator.


5-12. Display/Control Resfstor Installation

5-23. \(\frac{\text { RESISTOR PACK INSTALLATION }}{\text { (Figures } 5-13 \text { and } 5-14)}\)
According to supply variations, your kit will centain either one resistor pack, RPT (Bag 2), or 5 individual 4.7K-ohm resistors to be substituted for RPI.
A. Resistor Pack (Figure 5-13). Use the following instructions to install the resistor pack as shown in Figure 5-13.
1. The resistor pack has a small dot printed at one end. This cot must correspond with the dot printed on the PC Board. Insert the resistor pack perpendicular to the silk-screened side of the board, aligning the small dots.
2. Solder each pin of the resistor pack to the foll (bottom) side of the board. Be careful not to leave any solder bridges.

\section*{NOTE}

It is necessary to clip off the last three leads on the resistor pack at the end furthest from the smail dot. There are no holes on the PC board for these leads, and these three resistors are not used.
B. Suostitute Resistors (Figure 5-14). If your kit is not supplied with a resistor pack, use the following instructions to install the 5 substitute resistors.
1. The resistor pack designation on the silkscreen has 5 holes. The left-most hole is marked on the silkscreen with a small dot. Vertically insert one resistor into the right-most hole on the board. Bend the top lead at a right angle as shown in Figure 5-14A until it is parallel with the board. Then bend the end of the lead at a right

2. Solder the two inserted leads to the foil (bottom) side of the board.
3. Insert the remaining four resistors vertically into the designated holes on the silkscreen. Solder each of the top leads to the common horizontal lead as shown in Figure 5-14A.
 top leads against the horizontal lead for better contact before soldering.
4. Solder the inserted leads of the four resistors to the foil (bottom) side of the board. Clip off all excess leads from the top and bottom of the resistors. The properly completed resistor assembly is shown in Figure 5 -14B.

5-24. JUMPER CONNECTIONS (Figure 5-15)

There are two jumper wires to be installed on the Display/Control Board. Use the resistor leads saved from Paragraph 5-22 as jumper wires. Cut two leads to l-inch lengths and jumper the following pads on the Display/Control Board.

\section*{NOTE}

The above junper connections are used for standard operations. Jumpers JE to JF control SINGLE STEP (and SLOW) operation by causing the machine to execute either a complete instruction cycle or a single machine cycle each time the SINGLE STEP switch is pressed. If the jumper is installed, a complete instruction cycle will be executed. If the jumper is removed, a machine cycle will be executed. Jumpers JD to JA, JD to JB , or JD to JC control the speed of the SLOW function. For a complete description of these jumper options, refer to the Theory of Operation Manual, paces 3-59 and 3-60 and to Figure 3-16 (sheets 1 and 2).


5-15. Display/Control Jumper Connections

5-25. SUPPRESSOR CAPACITOR INSTALLATION (Figure 5-16)

There are 22 suppressor capacitors (Bag 6) to be installed on the Display/Control Board. These capacitors are used for noise suppression. They are located next to the ICs on the silkscreen, but they have no individual component designations.

Note that there is not enough space between Pl and R1; Tl and UT; and Ul and V 1 for the suppressor capacitors to fit on the top of the board. These tinree capacitors will, therefore, be installed on the back of the board.

Install all 22 suppressor capacitors according to the Ceramic Disk Capacitor Installation instructions given on page 5-7.

\section*{Suppressor Capacitors Value}
() 22 suppressor capacitors .luf, 12V


5-10. Display/Control Suppressor Capacitor Installation

There are two types of capacitors to be installed on the Display/Control Board. C2, C4, C8, and C9 (Bag 5) are dipped tantalum capacitors. They are marked with a plus sign on the positive side. Be sure to orient this plus sign with the plus sign on the silkscreen before installing each dipped tantalum capacitor. C1, C3, C5, C6, C1O, and Cll (Bag 6) are ceramic disk capacitors. They need no polarity orientation. Install the dipped tantalum capacitors according to the Epoxy Dipped Tantalum and Ceramic Disk Capacitor Installation Instructions given on page 5-7.

\section*{NOTE}

There is one . 001 uf capacitor (C7) included with your kit that is not neaded. Capacitor 67 should not be installed.


\section*{Capacitor Values}
() C2, C4 22uf, 35V, dipped tantalum

47uf, 16V, dipped tantalum
() C1, © 10 , \(\mathrm{Cl1}\). luf, 12 V or .luf, 16 V
() C3 .iut, 50V (5K.im)
( ) C5, C5, .007uf


5-i7. Display/Control Capactior instaltation

5-27. DIODE INSTALLATION (Figure 5-18)

Install the 2 diodes, D 1 and D2 (Bag 2), on the Display/Control Board according to the Diode Installation Instructions given on page 5-8.
\begin{tabular}{|r|c|}
\hline Diode & Part Number \\
\hline() \(\mathrm{DI}, \mathrm{D} 2\) & IN914 \\
\hline
\end{tabular}

\section*{5-28. FERRITE BEAD INSTALLATION (Figure 5-18)}

Install the three ferrite beads, Ll through L3 (Bag 2), on the Display/ Control Board according to the following instructions.
1. Using the resistor leads saved from Paragraph 5-22, cut three 1-inch lead lengths.
C. Insert the lead through the bead and bend the ends of the lead to conform to the designated holes on the Display/ Control Board.
3. Insert the lead into the proper holes from the silk-screened side of the board, and solder to the foil (bottom) side of the board. Be sure not to leave any solder bridges.
4. Clip off any excess lead lengths.


5-18. Display/Control Diode and Ferrite Bead Installation

5-29. VOLTAGE REGULATOR INSTALLATION (Figure 5-19)

Install the two voltage regulators, VR1 and VR2 (Bag i), on the Display/ Control Board according to the following instructions.
1. Set the reguiator in place on the silk-screened side of the board, aligning the leads with their designated holes.
2. Use needle-nose pliers to bend
\begin{tabular}{|c|c|}
\hline Voltage Regulator & Part Number \\
\hline ( ) VR1 & \(79 \mathrm{M08}\) \\
( ) VR2 & 7805 \\
\hline
\end{tabular} each of the three leads at a right angle to conform to its proper hole on the board.
3. Prepare a \(3^{n}\) ground strap according to the instructions given in Paragraph 5-72, page 5-71. Secure VR1 in place on the silkscreened side of the board with a \({ }^{\#} 6-32 \times 1 / 4^{\prime \prime}\) screw, a \#6 lockwasher and a t6-32 nut. Secure VR2 on the silkscreened side of the board and the ground strap on the back of the board with a \(\# 6-32 \times 1 / 4^{\prime \prime}\) screw and a ff6-32 nut. Orient the strap horizontally so that it is pointing away from the board.
4. Solder the three leads to the foil (bottom) side of the board. Be sure not to leave any solder bridges.
5. Clip off any excess lead lengths.


5-19. Display/Control Voltage Regulator Installation

\section*{5-30. SWITCH INSTALLATION (Figure 5-20)}

There are 25 switches (Bags 7 and 8) to be installed on the Display/ Control Board. S2 through \$9 are momentary contact switches (i.e. they return to center position automatically when released). SAO through SAI5 and Si are latching type switches (i.e. they remain in either the up or down position). To insure that all 25 switches are perfectly aligned, the Sub Panel will be temporarily installed at this time. Install the switches according to the following instructions.
NOTE
Set aside 25 of the nuts
provided with the switches.
The rest of the hardware
associated with the switches
will not be used.

3. Solder all 3 pins of each switch to the foil (bottom) side of the Display/Control Board. Make sure the Display/Control Board is pressed tightly against each switch as it is soldered. If there is any "play" between the switches and the Display/ Control Board, the alignment on the final display will not be straight.
4. After all of the switches have been soldered, remove the 25 nuts that were placed on top of the Sub Panel. Set them aside for later use in Paragraph 5-31.
5. Remove the Sub Panel from the Display/Control Board.


5-31. LED INSTALLATION AND SUB PANEL INSTALLATION (Figures
\(5-21\) through \(5-25\) )

There are 36 LEDs, RL-21 (Bag 9), to be installed on the Display/Control Board. The Sub Panel will also be installed at this time. Install the LEDS and the Sub Panel according to the following instructions.
1. Place one of the nuts saved from Paragraph 5-30 over each of the following switches: SAO, S9, S1, SAl5, S5, as shown in Figure 5-21. There should now be two nuts on each of these switches. Thread the nuts down as far as they will go. Place masking tape over the LED holes on the Sub Panel as shown in Figure 5-22.


5-21. Display/Control Switch Nut Placement

2. With the cathode lead correctly oriented (Figure 5-23A) insert all 36 LEDs into their respective holes from the silk-screened side of the board, as shown in Figure 5-238.
\begin{tabular}{|c|}
\hline NOTE \\
Do not solder the LED \\
leads at this time. \\
\hline
\end{tabular}
3. Place the Sub Panel over the Display/Control Panel and tape together as shown in Figure 5-24.


5-24. Securing Sub Panel Over Display/Control Board
4. Turn the Sub Panel to the bottom and adjust the LEDs until the top of each LED touches the tape as shown in Figure 5-25.


5-25. Dispiay/Control LED Adjustment
5. Solder the LED leads to the foil (bottom) side of the Display/ Control Board. During this procedure it is advisable to prop the boards from underneath so that the switches are not resting on the work surface.

WARNING!
LEDs are heat-sensitive. Use a minimum amount of heat for a minimum length of time when soldering them.

Be sure not to leave any solder bridges, and clip off any excess lead lengths.
6. Remove all pieces of masking tape.
7. Remove the Sub Panel from the Display/Control Board.
8. Remove one nut from \(S A O, S 9\), S1, SA15 and S5.
9. Place the Sub Panel over the Display/Control Board and secure by placing one nut on the following switches: ON/OFF, RUN/STOP, A15, A8, AO, INPUT/. OUTPUT, and DEPOSIT.

Nut for ON/OFF, RUN/STOP, A15, A8, AO, INPUT/OUTPUT and DEPOSIT switches only.


5-25A. Sub Panel Mounting

5-32. CPU BOARD ASSEMBLY
-33. IC INSTALLATTION (Figure 5-26)
Install the following 17 integrated circuits (Bag 2) on the CPU Board according to the Integrated Circuit Installation Instructions, Section A, given on page 5-10.
\begin{tabular}{|l|}
\hline \multicolumn{1}{|c|}{ NOTE } \\
Do not install IICs \\
A, K, \\
and \(M\) at this t time. In- \\
stallation instructions \\
for these IIs are \\
in Piven \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{IC Part Numbers} \\
\hline () D,E & 8216 \\
\hline () F & 8224 \\
\hline \[
\text { () } \begin{gathered}
N, P, R, U, \\
V, W, X
\end{gathered}
\] & 74367 \\
\hline ( ) \(\mathrm{S}, \mathrm{Y}\) & 74LST4 or 74LSO4 \\
\hline () C & 74LSI3 or 74LS20 \\
\hline () B,G & 74LS04 \\
\hline ( ) L, J & 8798 or 8098 or 74368 \\
\hline
\end{tabular}

The following chart lists each integrated circuit, its part number, and acceptable substitutions.


\section*{5-34. RESISTOR INSTALLATION (Figure 5-27)}

Install the following 46 resistors
(Bags 3 and 4) on the CPU Board according to the Resistor Instaliation Instructions given on page 5-6.

Save any excess resistor leads for ferrite bead installation in Paragraph 5-38.
() R3-R7, R11, R13, R14, R19, R20, R24, R25, R28-R33, R39-R43, R50
( ) R1, R2, R8, R26, R27, R37, R38,
R44-R49
() Rg
() RT6
() R34
() R10
() R21, R23
() RT7
() R22
() R15
2.2 K ohm (red, red, red) \(1 / 2 \mathrm{~W}\) or \(1 / 4 \mathrm{~W}\)
3.3K ohm (orange, orange, red) \(1 / 2 \mathrm{~W}\) or \(1 / 4 \mathrm{~W}\) 15 K ohm (brown, green, orange) \(1 / 2 \mathrm{~W}\) or \(1 / 4 \mathrm{~W}\) IK ohm (brown, black, red) \(1 / 2 \mathrm{~W}\) or \(1 / 4 \mathrm{~W}\) 620 ohm (bTue, red, brown) \(1 / 2 \mathrm{w}\)

330 ohm (orange, orange, brown) \(1 / 2 \mathrm{~W}\) or \(1 / 4 \mathrm{~W}\) 470 ohm (yellow, violet, brown) \(1 / 2 \mathrm{~N}\) or \(1 / 4 \mathrm{~W}\) 10K ohm (brown, black, orange) \(1 / 2 \mathrm{~W}\) or \(1 / 4 \mathrm{~W}\) 10 ohm (brown, black, black) 2 W

100 ohm (brown, biack, brown) \(1 / 2 \mathrm{~W}\) or \(1 / 4 \mathrm{~W}\)


5-35. SUPPRESSOR CAPACITOR INSTALLATION (Figure 5-28)
-There are two types of suppressor capacitors to be installed on the CPU Board. The first type, the epoxy dipped tantalum capacitors (Bag 6), are blue on the positive side and are spherical in shape. Be sure to orient the blue side to the " + " sign on the silkscreen before instailing each capacitor. The remaining suppressor capacitors are ceramic disk capacitors (Bag 5). They need no polarity orientation. Install both types of capacitors according to the Epoxy Dipped Tantalum and Ceramic Disk Capacitor Installation Instructions given on page 5-7.


5-28. CPU Suppressor Capacitor Installation

\section*{5-36. CAPACITOR INSTALLATION (Fiqure 5-29)}

There are 2 dipped tantalum capacitors, 6 electrolytic capacitors, 2 ceramic disk capacitors, and 3 dipped ceramic capacitors (Bag 6) to be installed on the CPU Board. Install each capacitor according to the instructions given on page 5-7.

\section*{NOTE}

When installing the dipped tantalum and the electrolytic capacitors, be sure the positive lead is installed in the "+" hole on the silkscreen.

\section*{Capacitor Values}
( ) C1, C5, C6, CII
() C2
( ) C3, C7, C70
() C4
( ) C8, C12
( ) C9, C13

33uf, 76 V , electrolytic
\(22 u f, 16 \mathrm{~V}\), dipped tantalum
. Iuf, 50V, dipped ceramic
10uf, 16 V , dipped tantalum
. Iuf, 12V - 16V, ceramic disk
10uf, 25V, electrolytic


5-29. CPU Capacitor Installation

\section*{5-37. DIODE INSTALLATION (Figure 5-30)}
install the two diodes, D1 and D2 (Bag 4), on the CPU Board according to the Diode Installation Instructions given on page 5-8.

Diode Part Numbers
() 01 1N4730
() D2 1N4733


5-30. CPU Diode Installation

5-38. FERRITE BEAD INSTALLATION (Figure 5-31)

Install the 7 ferrite beads, 11 through \(\mathrm{L7}\) (Bag 7), on the CPU Board according to the following instructions.
1. Using the resistor leads saved from Paragraph 5-34, cut seven 1 -inch lead lengths.
2. Insert the lead through the bead, and bend the ends so they conform to the designated holes on the CPU Board.
3. Insert the leads into the board, and solder to the foil (bottom) side of the board. Be careful not to leave any solder bridges.
4. Clip off any excess lead lengths.


5-39. VOLTAGE REGULATOR INSTALLATION (Figure 5-32)

Install the two voltage regulators, VR1 and VR2 (Bag 2), and heat sinks on the CPU Board according to the following instructions.
1. Set the regulator in place on the silk-screened side of the board, aligning the leads with their designated holes.
2. Use needle-nose pliers to bend each of the three leads at a right angle to conform to its proper hole on the board.

\section*{NOTE}

Use heat sink grease when installing this component. Apply the grease to all metal surfaces which come in contact with each other.
3. Referring to Figure 5-32, sei the regulator and heat sink in place on the silk-screened side of the board. Secure them in place with a \(\# 66-32 \mathrm{x}\)
 a \#6 lockwasher.
4. Solder the three leads to the foil (bottom) side of the board. Be sure not to leave any solder .bridges.
5. Clip off any excess lead lengths.

Voltage Regulator Part Numbers
( ) VR1 7805
() VR2 7812


5-40. TRANSISTOR INSTALLATION (Figure 5-33)

Install the three transistors, Q1 through Q3 (Bag 4), on the CPU Board according to the Transistor Installation Instructions given on page 5-8.

Transistor Part Numbers
() Q1, Q2, Q3 2 N4410 or CS4410

\section*{NOTE}

The 10-pin Male Connector (PI) may already be installed on the CPU board. If so, disregard the following instructions.

5-41. MALE CONMECTOR INSTALLATION (Figure 5-33)
1. Orient the connector as shown in Figure 5-33, with the bent pins pointing toward the top of the board.
2. Insert the short pins into the 10 designated holes on the silkscreened side of the board.
3. Solder each pin to the foil (bottom) side of the board. Be sure not to leave any solder bridges and clip off any excess lead lengths.
4. The arrow on the silkscreen points to Pin \#7. After installing the male connector, clip off pin \#2 of the connector. This is done for keying purposes. Further keying instructions are given on page 5-75.

Install one \(10-\mathrm{pin}\) Male Connector, PI (Bag 7), on the CPU Board according to the following instructions.


5-33. CPU Transistor and Male Connector Installation

5-42. CRYSTAL INSTALLATION (Figure 5-34)

Install one 18.00000 MHz crystal, XTAL (Bag 7), on the CPU Board according to the following instructions.
1. Referring to Figure 5-34, set the crystal in place on the silk-screened side of the CPU board, aligning the two leads with their respective holes.
2. Using needle-nose pliers, bend each lead at a right angle to conform to its respective hole on the board. Insert the leads so that the crystal is resting flat on the board on the square labelled "XTAL".
3. Solder the two leads to the foil (bottom) side of the board. Be sure not to leave any solder bridges.
.. Clip off any excess lead lengths.


5-34. CPU Crystal Installation


Make sure the crystal case does not come in contact with any of the tracks on the CPU Board.
\begin{tabular}{|ll|}
\hline Crystal & Part Number \\
() XTAL & 18.00000 MHz \\
\hline
\end{tabular}

5-43. IC SOCXET AND IC INSTALLATION (Figure 5-35)

ICs \(A, K\), and \(M\) (Bag 1) will be installed at this time. ICs \(K\) and.M should be installed, with sockets, according to the IC Installation Instructions, Section B , on page 5-10. IC A should be installed (without a socket) according to
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Silkscreen \\
Designation
\end{tabular} & \begin{tabular}{l} 
IC Part \\
Number
\end{tabular} & \begin{tabular}{l} 
Socket \\
Size
\end{tabular} \\
\hline ()K & 8212 & \(24-\) pin \\
()M & 8080 & 40 -pin \\
()A & 4009 & \(-\cdots-\) \\
\hline
\end{tabular} the IC Installation Instructions, Section A, on page 5-10.

\section*{WARNING!}

ICs \(A\) and \(M\) are MOS staticsensitive ICs. See the "MOS IC Special Handling Precautions" on page 5-11 before installing these ICs.


5-44. POWER SUPPLY BOARD ASSEMBLY
5-45. CAPACITOR INSTALLATION (Figure 5-36)

Install the 4 electrolytic capacitors, C1 through C4 (Bag 3), on the Power Supply Board according to the Capacitor Instailation Instructions given on page 5-7.

Capacitor Values
() C1 through C4 2200uf, 25 V , electrolytic

5-46. RESISTOR INSTALLATION (Figure 5-36)

Install the 2 resistors, R1 and R2 (Bag 1), on the Power Supply Board according to the Resistor Installation instructions given on page 5-6.



5-36. Power Supply Capacitor and Resistor Installation

5-47. DIODE INSTALLATION (Figure 5-37)

Install the 2 diodes, \(D 1\) and D2 (Bag J), on the Power Supply Board () DI and D2 IN4746 according to the Diode Installation Instructions given on page 5-8.


5-48. TRANSISTOR INSTALLATION (Figure \(5-38\) )

Install the two transistors, QI and Q2 (Bag 1), mica insulators, and heat sinks on the Power Supply Board according to the following instructions.
1. Set the transistor in place on the sil.k-screened side of the board, aligning the leads with their designated holes.
2. Use needle-nose pliers to bend each of the three leads at a right angle to conform to its proper hole on the board.

\section*{NOTE}

Use heat sink grease when installing this component. Apply the grease to all surfaces which come in contact with each other.

\section*{NOTE}

According to supply variations, your kit may contain either two \(\# 6-32 \times 3 / 8^{\prime \prime}\) nylon screws (Bag 5), or two \#4-40 x \(3 / 8^{\prime \prime}\) metal screws (Bag 5) to be used when installing transistors Q1 and Q2. If your kit contains metal screws, tivo fiber shoulder washers (Bag 5) must be used along with the screws. To install the fiber shoulder washers, refer to Figure 5-38.
3. Referring to Figure 5-38, set the transistor, mica insulator, and heat sink in place on the silkscreened side of the board. Secure them in place with a \#6-32 x 3/8" screw, a \#6 lockwasher and a \#6-32 nut (Bag 5).
4. Solder the three leads to the foil (bottom) side of the board. Be sure not to leave any solder bridges.
5. Clip off any excess lead lengths.
\begin{tabular}{|lr|}
\hline & Transistor Part Number \\
() Q1 & TIPI45 or TIP146 \\
( ) Q2 & TIP140 or TIP141
\end{tabular}


3-38. Power Suppiy Transistor Installation

5-49. BRIDGE RECTIFIER INSTALLATION (Figure 5-39)

Install one bridge rectifier, BR2 (Bag 1), on the Power Supply Board according to the following instructions.

\section*{WARNING!}

It is essential that the bridge rectifier be oriented correctly, so that the "+" lead or red dot corresponds with the " + " hole on the Power Supply Board.

NOTE
Use heat sink grease when installing this component. Apply the grease to the bridge rectifier and the heat sink where they come in contact with each other.
1. Orient the bridge rectifier and the heat sink as shown in Figure 5-39. Note that the mounting hole in the heat sink is not centered, but is closer to one end. Make sure you orient the "+" lead of the rectifier under the wider end of the heat sink, as shown.
2. Attach the heat sink to the bridge rectifier, using a \#5-32 \(\times 1 / 2^{\prime \prime}\) screw and a \({ }^{\prime \prime} 6\) hex nut (Bag 5).
3. Orient the heat sink and rectifier assembly correctly over the board, as shown in Figure 5-39. When you have the proper alignment, the wider end of the heat sink will be pointing toward the right side of the Power Supply Board, and the "+" lead will be going into the "+" nole.
4. Insert the four leads from the bridge rectifier through the proper holes on the Power Supply Board until the legs of the heat sink rest on the board.
5. Holding the heat sink in place, turn the board over and bend the four leads slightly outward. Solder the leads to the foil (bottom) side of the board and clip off any excess lead lengths.
\begin{tabular}{|c|c|}
\hline Bridge Rectifier & Part Number \\
\hline () BR2 & KBPC802 \\
\hline
\end{tabular}


5-39. Paner Sunty
Bridge Rectifier Installation

\section*{5-50. TERMINAL BLOCK INSTALLATION} (Figures 5-40 through 5-42)

Install the terminal block, TBI (Bag 2), on the Power Supply Board according to the following instructions.
1. Remove the five \#6-32 \(\times 1 / 4^{\prime \prime}\) screws shown in Figure 5-40 from the terminal block.
2. Set the terminal block in place on the silk-screened side of the Power Supply Board.
3. Secure the terminal block onto the board by inserting nine "6-32 x 9/16" or \(\# 6-32 \times 5 / 8^{\prime \prime}\) screws, nine \#6 lockwashers, and nine \({ }^{16}\) nuts (Bag 5) into the proper holes as shown in Figure 5-41.
4. Insert 1 shorting link (Bag 2) over the lower portion of terminals 7 and 8 , and 1 shorting link over the upper portion of terminals 8 and 9 . Secure in place with four " \(6-32 \times 1 / 4^{\prime \prime}\) screws (Figure \(5-42\) ).


\footnotetext{
5-40. Power Supply Terminal Block Screw Removal
}


5-41. Power Supply Terminal Biock Screw Insertion


5-42. Power Supply Terminal Block Shorting Link Insertion

5-51. \(\frac{\text { MOUNTING POWER SUPPLY BOARD }}{\text { ONTO CROSS MEMBER (Figure }}\)
There are four or five holes on the Power Supply Board to be used in mounting the board to the Cross Member at the back of the main frame. Five \(3 / 4^{\prime \prime}\) threaded spacers (Bag 5) and ten \({ }^{7} 6-32 \times 3 / 8^{\prime \prime}\) screws (Bag 5) will be used in this procedure. Refer to Figure 5-43 and the following instructions for mounting the board to the Cross Member.
1. Insert one screw into each mounting hole on the board from the silk-screened side.
2. Put a spacer on each screw and tighten it down.
3. Rest the board on the Cross Menber so that the spacers are aligned with the mounting holes.
4. Fasten the board into place by inserting another screw into each spacer from underneath the Cross Member.

\section*{NOTE}
Before mounting the Power Supply Board, make a ground connection between terminal \#9 on the terminal block and the lower, right-hand mounting screw on the cross menber. Use a 3 -inch piece of wire braid with solder lugs at each end. (Instructions for preparing the wire braid are detailed in Paragrapin 5-72.
\({ }^{7 \pi} 6-32 \times 3 / 8^{\prime \prime}\) screw

3/4" threaded spacer


5-52. CAPACITOR AND CAPACITOR
CLAMP INSTALLATION (Fiqures \(5-44\) and \(5-45\) )
ztording to supply variations, your kit may contain either one capacitor (varying from 80,000uf 100,000uf, \(15 \mathrm{~V}-25 \mathrm{~V}\) ) or two capacitors (varying from 40,000uf \(50,000 \mathrm{uf}, 15 \mathrm{~V}-25 \mathrm{~V}\) ) to be mounted on the Cross Member. Figure \(5-44\) shows the proper placement for one capacitor. Figures 5-45A and 5-45B show the proper placement for two capacitors. The capacitor(s) are mounted in clamps using a \(\frac{\pi}{7} 6-32 x\) 3/8" screw and a

Install the capacitor(s) according to the following instructions.
1. Secure the capacitor in the clamp with a \(\frac{4}{7} 6-32 \times 3 / 8^{n}\) screw and orient the capaiftor as shown in figure.
2. Place the clamp and capacitor on the Cross Member, aligning the mounting holes.
3. Secure the clamp to the Cross Member using three \(\$ 6-32 \times 3 / 8 "\) screws and three \(\frac{4}{7} 6-32\) nuts.


5-44. Power Supply Capacitor and Cl amp Installation (For One Capacitor)

(A)


5-45. Power Supply Capacitor and Clamp Installation (For Two Capacitors)

5-53. BACK PANEL ASSEMBLY (Figure 5-46)
The instructions for the assembly of the Altair 8800 b back panel are divided into the following sections:

Procedural Instructions
Capacitor Wiring
Bridge Rectifier Installation
1/0 Connectors
Fan Mounting
Fuse and Fuse Holder
AC Power Cord
Trans former
Back Panel Mounting

Before beginning the back panel assembly, remove the back panel from the mainframe and remove the mainframe from the case bottom. Set aside the mounting screws, as they will be replaced later in the assembly procedure.

To aid with the assembly of your unit, a view of a correctly assembled back panel is shown below in Figure 5-46.


Figure 5-46. Completed Back Panel Assembly

5-54. PROCEDURAL INSTRUCTIONS (Figures 5-47 through 5-49)

Some of the terms and procedures that are repeatedly called out in the Back Panel Assembly Instructions will be explained in detail in Paragraphs 5-55 through 5-58. (The experienced kit builder who is already familiar with these procedures may wish to skip to Paragraph 5-59.)

5-55. Terminal Ends. There are five different sizes of terminal ends used in the wiring of the back panel. The sizes are shown in Figure 5-47. Refer to this figure whenever a terminal end size is called out in the assembly instructions.

5-56. Wire Preparation. Before any wire is used in an assembly step, it should be prepared as follows:
1. Cut the desired length of wire.
2. Strip \(1 / 8^{\prime \prime}\) to \(1 / 4^{\prime \prime}\) of insulation off the ends.
3. Tin the exposed portion of the wire by applying a thin coat of solder.
\begin{tabular}{|c|c|c|c|c|}
\hline SIZE & BAG_\# & TERMINAL END & WIRE GAUGE & SCREN SIZE \\
\hline A & 2 & & 12-10 & slip on \\
\hline B & 2 & & 22-18 & \({ }_{7}^{4} 6\) screw \\
\hline C & 2 & & 12-10 & \#6 screw \\
\hline D & 2 & & 12-10 & \#10 screw \\
\hline \(\varepsilon\) & 2 & & 12-10 & \#10 screw \\
\hline
\end{tabular}

Figure 5-47. Terminal End Sizes

5-57. Attaching Terminal Ends to Wires. Most of the wire connections in the Back Panel Assembly Instructions call for attaching a terminal end to a wire and mounting it to the proper terminal.
This procedure is detailed below:
For terminal end sizes \(A\) through \(D\) :
1. Insert the exposed portion of a wire that you have prepared into the correct size terminal end as shown in Figure 5-48.
2. Heat the wire and temminal end with a soldering iron. Apply solder to the heated wire, allowing the solder to flow until there is a solid solder connection.
\begin{tabular}{|l|}
\hline NOTE \\
If the insulator on the \\
terminal end loosens during \\
soldering, be sure to push \\
it all the way back in place \\
when soldering is completed. \\
\hline
\end{tabular}

NOTE
Be sure to hold A size terminal ends vertically (with the wire down) while soldering to prevent solder flowing onto the slip-on tabs.

For terminal end size E:
Size E terminal ends do not have insulators, and therefore must be insulated with heat shrink tubing. The procedure for attaching E size terminals ends varies slightly, as follows:
1. Set the \(E\) size terminal end on the work surface and heat it with a soldering iron until it is hot enough to allow solder to flow.
2. Insert the exposed portion of a wire you have prepared into the terminal end and apply solder until there is a solid connection.
3. After the wire has been soldered in place and the joint has cooled, cut a l-inch piece of heat shrink tubing and place it over the terminal end. Use a heat gun, if available, or a match to shrink the tubing.

\section*{CAUTION}

Terminal ends become extremely hot during soldering. Allow five minutes cooling time after soldering before touching the terminal ends.


Terminal End



Figure 5-48. Terminal End Attachment

5-58. Connector Pins and Connector Sockets. Some of the wire
nnections in the back panel assembly instructions call for connector pins and connector sockets housed in a plastic plug. The general procedure for preparing these plug(s) is detailed below:
1. Insert the exposed portion of a wire that you have prepared into a connector pin or connector socket as shown in Figure 5-49A.
2. Crimp the lower portion of the pin or socket around the wire insulation. Solder the center portion of the pin or socket to the exposed portion of the wire.
3. Insert the pins and sockets into their respective housings as shown in Figure 5-49B.
4. Commoning tabs may be put into the pin housing over pins that must be shorted together. Push the commoning tabs all the way to the base of the pin housing, using the tip of a small screwdriver.


Figure 5-49A. Connector Pin and Connector Socket Wire Insartion


Figure 5-49B. Pin and Socket Housing Assembly


Figure 5-50. Wiring Dlagram

\section*{5-59. CAPACITOR WIRING (Figure} 5-50)

Before beginning assembly of the back panel, wire the capacitor or capacitors that are mounted on the Cross Member as follows:

\section*{Wiring For One Capacitor:}
1. Cut two 9 -inch lengths of 10-12 gauge wire. Attach C size terminal ends to one end of each wire. Attach D size terminal ends to the other end of each wire.
2. Connect the 9 -inch wires to the capacitor by mounting the 0 size terminal ends to the " + " and ground terminals with the \#10 screws provided.
3. Connect the wire from the "+" side of the capacitor to terminal 33 on the power supply board terminal block (TBI). (See wiring diagram, Figure 5-50.)
4. Connect the wire from the ground (-) side of the capacitor to termina] \#8 of the terminal block (TB1). (See wiring diagram, Figure 5-50.)

\section*{Wiring For Two Capacitors:}
1. Jumper the two "+" terminals to each other and the two ground terminals to each other with two 2 -inch lengths of 10-12 gauge wire and four D size terminal ends.
2. Cut two 9 -inch lengths of 10-12 gauge wire. Attach C size terminal ends to one end of each wire. Attach 0 size terminal ends to the other end of each wire.
3. Connect the 9 -inch wires to C 5 (capacitor closest to the Power Supply Board) by mounting the D size terminal ends to the "+" and ground terminals with the \#10 screws.
4. Connect the wire from the " + " side of C5 to terminal \#3 on the terminal block (TiT). (See wiring diagram, Figure 5-50.)
5. Connect the wire from the ground side of C 5 to terminal \#8 of the terminal block (TB1). (See wiring diagram, Figure 5-50.)

Use the following instructions to wire the bridge rectifier (Bag I) and mount it to the back panel as shown in Figure 5-51. The bridge rectifier is part number KBH25005.
1. Mount the bridge rectifier to the back panel using a \(\frac{4}{\top} 6-32\) \(x\) 3/4 inch screw, \#6-32 nut, flat washer and lockwasher.
Make sure the terminal labelled "-". is at the upper right corner.
2. Cut two 5 -inch lengths of 12-10 gauge wire and two 19-inch lengths of \(12-10\) gauge wire.
3. Attach an A size terminal end to one end of each wire. Attach a D size terminal end to the other end of each wire.
4. Slip the A size terminal ends onto the bridge rectifier terminals as shown in Figure 5-51. Attach the two 5-inch wires to the "AC" terminals and use masking tape to label them 13 and 15. Attach the two 19-inch wires to the "+" and "-" terminals and label them 14 and 12 respectively.


Figure 5-51. Bridge Rectifier Installation

\section*{5-61. FAN MOUNTING (Figure 5-52)}
1. Before mounting the fan and fan screen to the back panel, install the female plug onto the terminals as shown in Figure 5-52. If your kit does not supply a plug, solder two 20 -inch lengths of 22-18 gauge wire to the terminals.
2. Attach connector sockets (Paragraph 5-58) to the two wire ends. (The wire ends on the plug have been stripped and pretinned.) Label the wires 33 and 34.
3. Refer to Figure 5-52. Mount the fan screen and fan to the back panel (with the airflow flowing inward), using four \#6-32 \(\times 5 / 8\) inch screws and four \#6 "snapon nuts."


Figure 5-52. Fan and Fan Screen Mounting

5-62. FUSE AND FUSE HOLDER (Figure 5-53)
1. Secure the fuse holder (Bag 2 ) into the hole provided on the back panel using a fiber washer and mounting nut as shown in Figure 5-53.
2. Attach a 40-inch length of 22-18 gauge wire to the side terminal on the fuse. Mount a connector pin to the end of the 40 -inch wire and label the wire \#39 (see Paragraph 5-58).


Figure 5-53. Fuse Holder Installation

5-63. AC POWER CORD (Figure 5-54)
1. Strip about 7 inches of casing off the end of the power cord to expose the three wires inside.
2. Put the strain relief (Bag 2) on the cord and position it as shown in Figure 5-54.
3. Snap the strain relief in place on the back panel.
4. Cut the black power cord wire to a length of 2 inches and solder it to the end of the fuse holder. Cut the green power cord wire to a length of 5 inches and attach a solder lug to the end. Attach a connector socket (Bag 4) (see Paragraph 5-58) to the end of the 7 -inch white wire.


Figure 5-54. AC Power Cord Installation

5-64. TRANSFORMER (Figures 5-55 through 5-69)

The instructions for wiring and mounting the transformer will be divided into three parts: Secondary Wiring, Primary Wiring, and Transformer Mounting. Review Paragraphs 5-55 through 5-58 for the procedures involved.

5-65. Secondary Wiring.
1. Orient the transformer with the secondary side (four large wires) facing you. Remove the two top bolts and nuts and use them to mount two "L" brackets (Bag 2) as shown in Figure 5-55.
2. Attach an E size terminal end with heat shrink tubing (see Paragraph 5-58) to each of the four large transformer wires and label the wires 16-17-18-19 as shown in Figure 5-56.
3. Attach a B size terminal end to each of the three remaining secondary wires (Figure 5-56). Label the two yellow wires 20 and 21, and label the yellow/ green wire 22.
4. Bend each of the E size terminal ends at a right angle as shown in Figure 5-56. Mount the four large wires to one side of the 4-terminal block (TB2), using the screws provided.
5. Mount the terminal block to the "L" brackets on the transformer using four \(\frac{\mu}{\pi} 6-32 \times 3 / 4\) inch screws, four \#6-32 nuts and four \#6 lockwashers (Figure 5-57).


Figure 5-55. "L" Bracket Mounting


Figure 5-56. Terminal End Attachment


Figure 5-57. Terminal Block Mounting

5-66. Primary Wiring. The wires on the primary side of the transformer will be connected to the 110 volt source with a 10 -pin plug (see Paragraph 5-58) according to the following instructions.
A. Pin Housing.
1. Attach a connector to each of the primary transformer wires.
2. When all eight wires on the primary side of the transformer have pins attached, insert the pin housing (P4) as shown in Figure 5-58. Insert the pins in the following order (see wiring diagram, Figure 5-50):
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Wiring \\
Diagram \\
Designation
\end{tabular} & \begin{tabular}{l} 
Transformer \\
Wire Color \\
(Primary Side)
\end{tabular} & \begin{tabular}{l} 
P4 \\
Pin Housing \\
Slot Number
\end{tabular} \\
\hline 25 & Red/Biack & 3 \\
26 & Biue/Black & 10 \\
27 & Green/Black & 4 \\
28 & White/Black & Red \\
29 & Biue & 9 \\
30 & Green & 1 \\
32 & Biack & 8 \\
\hline
\end{tabular}
-Place a two-circuit commoning tab over the following pairs of pins:

2 and \(4 \quad 1\) and 3
7 and 98 and 10
Make sure the tabs do not come in contact with each other.
3. The two wires from the fan ( 33 and 34) are to be inserted into slots 7 and 8 of the P4 socket housing.


Figure 5-58. Pin Housing Insertion

\section*{B. Socket Housing.}
1. Cut a 40 -inch length of 22-18 gauge wire and attach a connector socket to each end. Label this wire 37.
2. Insert one connector socket of wire 37 into slot 9 of the \(10-\) pin socket housing. Insert the socket on the 7-inch white AC power cord wire into slot 10 of the 10 -pin socket housing.
3. Connect the socket housing to the pin housing, as shown in Figure 5-49.

5-67. Mount Transformer to Back Panel.
1. Mount the transformer to the back panel as shown in Figure 5-59 using four \#10-32 \(\times 1 / 2\) inch screws, 4 nuts, 4 flat washers and four \#10 lockwashers. (The transformer positioning may have to be adjusted later when the back panel is mounted to the mainframe, to insure the transformer is resting on the cross member.)
2. Attach wires 13 and 15 from the bridge rectifier to terminals 1 and 2 of the terminal block (TB2). (See Wiring Diagram, Figure 5-50.)


Figure 5-59. Transformer Mounting

5-68. MOUNT BACK PANEL TO MAINFRAME (Figure 5-60)
1. Mount the back panel to the mainframe as shown in Figure 5-60 using the original back panel mounting screws. (Tighten these screws down until they are just firm.)
2. Make sure the two 19 -inch bridge rectifier wires, the 40 -inch fuse wire ( \(\# 39\) ), and the 40inch connector plug wire (\#37) go under the fan as the back panel is meunted. Connect wire 14 from the bridge rectifier to the " + " side of the capacitor(s). Connect wire 12 from the bridge rectifier to the ground side of the capacitor(s). Make continuity checks (see wiring diagram, Figure 5-50).

\section*{NOTE}

Make sure the wires from the fan go underneath the fan and the transformer as the back panel is mounted. Make sure the transformer rests solidly on the cross member when the back panel is in place.
3. Secure the solder lug on the green AC ground wire to one of the holes on the side of the mainframe using a \#6-32 \(\times 1 / 4^{\prime \prime}\) screw, a \(=6-32\) nut, and a " lockwasher.
4. Connect three secondary wires from the transformer to Terminal Block al as follows:

Wire \(\# 20\) (yellow) to slot \(\# 5, T B \# 1\) Wire \(\# 21\) (yellow) to slot \(\frac{\pi}{\pi} 6, T B \frac{11}{\pi} 1\) Wire \(\# 22\) (yellow/green) to slot \#7, TB

Original Back Panel


Figure \(5-60\). Back Panei Mounting


Figure 5-61. Motherboard Wire Connections

\section*{5-69. 18-SLOT MOTHERBOARD ASSEMBLY}

5-70. BUS WIRE CONNECTIONS (Figure 5-61)

Refer to Figure 5-61. Note that the two outside rows of holes on either side of the motherboard each have four wire connections. These are the \(+8 \mathrm{v},-18 \mathrm{v},+18 \mathrm{v}\) and ground lines to the power supply from the bus. The wire connections are made by inserting the end of the wire from the top side of the motherboard and soldering it to the foil (bottom) side. On the foil side of the motherboard, hole \(\# 1\) and hoie \#50 are marked on each side. Complete the wire connections according to the following instructions:
1. Cut six 20 -inch lengths and two 14-inch lengths of 22-18 gauge wire.

On both sides of the motherboard:
2. Install one 20 -inch wire into hole
3. Install one 20 -inch wire into hole \(\# 2(+18 v)\).
4. Install one 20 -inch wire into hole 52 ( -18 v ).
5. Instill one 14-inch wire into hole \#50 (ground).

\section*{5-71. HAROWARE INSTALLATION (Figures 5-61 and 5-62)}

At this time, the edge connectors, cable clamps, mainframe cross rails, and card guides will all be assembled onto the motherboard according to Figures 5-61 and 5-62 and the following instructions.
1. Position the two \(100-\) pin edace connectors on the motherboard as shown in Figure 5-61. Carefully insert the connector pins into their respective holes. If necessary, guide some of the pins with the tip of a small screwdriver. Be sure that the connector is tight against the board and that all 100 pins have been inserted. Solder each connector pin to the foil pattern on the bottom of the board.
2. Visually inspect the connection to make sure there are no solder bridges.
3. Remove the two cross rails from the mainframe. Mount the cross rails to the bottom of the motherboard using eight screws, positioned as shown in Figure 5-61. Attach cable clamps to the four back mounting screws and run the bus wires through the cable clamps before tightening the screws down.
4. Match up the four pairs of bus wires at the back of the motherboard as shown in Figure 5-61. Attach a size \(C\) terminal end to each pair. Make sure the correct wires have been paired off:
\(-18 v\) with \(-18 v\)
\(+8 v\) with \(+8 v\)
ground with ground \(+13 v\) with \(+18 v\)
5. Mount the card guides on both sides of the connectors, as shown in Figure 5-62.


Figure 5-62. Card Guide Mounting

5-72. CHASSIS GROUND CONNECTION (Figure 5-63)
-To insure a good ground connection between the motherboard and the chassis, two ground wires will be run from the ground land on the foil (bottom) side of the motherboard to the side rails of the mainframe. Refer to Figure 5-63 and make the ground connections according to the following instructions.
1. Cut two 6 -inch pieces of wire braid.
2. Attach a solder lug to one end of each piece. To do this: twist the end of the wire braid; insert it into the small hole on the lug; solder the braid to the lug until the small hole is completely filled with solder.

On both sides of the motherboard:
3. Place the braid on the ground land along side the cross rail so that the lug and about three inches of braid hang over the side, as shown in figure 5-63. Solder the remaining three inches to the ground land. It may be helpful to first "tack" the braid in place with small amounts of solder and then, using the flat of the soldering iron to heat the braid, make a solid solder connection over the entire three inches. Make sure there are no solder bridges to the adjacent lands on the board. The lugs will be attached to the side rails of the mainframe after the motherboard has been installed (Paragraph 5-73).


Figure 5-63. Chassis Ground Connection

5-73. INSTALL MOTHERBOARD ON MAINFRAME
1. Attach four \(\frac{1}{\#} 6-32 \times 3 / 8^{\prime \prime}\) threaded spacers to the end holes in the crossrails, using \(\# 6-32 x\) \(1 / 4^{\prime \prime}\) screws. Place the motherboard/crossrail assembly in the chassis so that the spacers at the front of the assembly align with the 8th hole (from the front) of the chassis side members. Secure the assembly to the chassis with four \(\frac{1}{\pi} 6-32 \times\) 1/4" screws.
2. Connect the four terminal ends on the bus wires to the terminal block (TBI) on the Power Supply Board as follows (see wiring diagram, Figure 5-50):

Check for continuity between each bus connection and its respective terminal block connection.
3. To assure a good ground connection, rub the alodine coating off the chassis side member with steel wool. On each side of the board, connect the chassis ground wire from the motherboard to one of the holes on the chassis side nember. Secure with a \#6-32 x \(3 / 8^{\prime \prime}\) screw and a \#6-32 nut.
\begin{tabular}{|c|c|c|}
\hline Voltage & Bus Connection & TB1 Connection \\
\hline\(-19 v\) & holes \(\# 52\) & slot 41 \\
\(+8 v\) & holes \(\# 1\) & slot \(\# 3\) \\
ground & holes \(\# 50\) & slot 49 \\
\(+13 v\) & holes \(\frac{42}{\# 2}\) & slot \(\frac{410}{\# 10}\) \\
\hline
\end{tabular}

5-74. ON/OFF SWITCH WIRING (Figure 5-64)

The on/off switch (ST) on the Display/Control Board will connect to wires 37 and 39 from the power supply by means of a 2-pin plug, P5. (See wiring diagram, Figure 5-50.) Prepare the 2-pin plug (Bag 4) according to the following instructions. (Refer to Paragraph 5-53 for procedural instructions on preparing the connector sockets and pins.)
1. Cut two 2-inch pieces of 22-18 gauge wire.
2. Solder one wire (wire \({ }^{*} 40\) ) to the center pin of \(\$ 1\) on the foil (bottom) side of the Display/ Control Board. Solder the other wire (wire 33 ) to the bottom pin of \(S 1\).
3. Attach a connector pin to the free end of both wires. Insert the connector pins into the 2 pin pin housing, as shown in Figure 5-64.
4. Insert the connector sockets of wires 37 and 39 from the power supply into the 2-pin socket housing.

\section*{CAUTION}

These sockets (37 and 39) will be directly connected to the llov source: Make sure the sockets are completely enclosed inside the socket housing. It is advisable to use tape or heat shrink to insulate the wires where they enter the socket housing.


Figure 5-64. On/0ff Switch Wiring

5-75. MOUNT PC BOAROS IN MAINFRAME
1. Slide the Sub Panel (with the Display/Control Board attached) onto the front of the mainframe so that the front uprights are in between the Display/Control Board and the Sub Panel.
2. Secure the Sub Panel in place from the front of the mainframe using the four \#6-32 flathead screws that came with the chassis. Pull the ground strap taut and secure to the chassis with a \(\# 6-32 \times 1 / 4^{\prime \prime}\) screw and a \# \#-32 nut.
3. Perform a voltage check befcre installing the Interface Board and CPU Soard. Connect the pin and socket housings of P5, put the fuse into the fuse holder, plug in the power cord, and turn Sl on. Honitor the voltages on the motherboard. If the voltages are not correct, refer to Section IV, Troubleshooting. (Disconnect power before proceeding with the next steps.)
4. Install the Interface Board onto the motherboard in the first (right-most) 100-pin connector. The ribbon connectors, Pi and P2 should be next to the Display/ Control Board. Connect Pl and P'2 from the Interface Board to P1 and P2 on the Display/Control Board.
5. Install the CPU Board into the next l00-pin connector. Prepare two female connectors (see Paragraph 5-76) and mount them so that P3 on the Interface Board is connected to P3 on the CPU Board.

5-76. Instructions for Female Conrectors, P3 (Figure 5-65)
- Using the wire in Bag 4 of the Interface Board, cut the wire into eight 2 -inch lengths.
2. Strip \(1 / 8\) inch of insulation from the ends of each wire and tin the exposed ends by applying a thin coat of solder.
3. Install a connector pin (Bag 3 of D/C Interface Board) onto both ends of each wire by crimping the wire into place as shown in Figure \(5-65 \mathrm{~A}\) and B . Then solder the exposed portion of the wire to the pin.
4. Insert the 8 pins into connector slots 3 through 10 on both connestors, as shown in Figure 5-65(C).
5. Insert the key (Bag 3 of \(0 / C\) Interface Board) into connector slot \(\frac{4}{\pi} 2\). This key is inserted to insure that the female connestors are installed correctly.

NOTE
Slot \#l will not be wired.
6. Aligning slot \#1 with pin \#1, install the female connector onto the male connector (P3) on the Interface Board and on the CPU Board.


Figure 5-65. Female Connector Wiring for P3

\section*{5-77. CASE}

The dress panel included with your kit may curve slightly outward. If so, it should be flattened before mounting on the 8800 b .
1. Look at the dress panel from the top edge to see the curve. Then hold the panel against the edge of a table and lightly run the palm of your hand down the length of the panel until it appears to be flat.
2. Snap the dress panel in place in front of the case bottom.
3. Lower the mainframe into the case bottom at a front-to-back angie, so the switches on the Display/Control Board fit through the hoies on the dress panel.
4. Secure the mainframe in place on both sides by replacing the two original \#6-32 x 3/8" mounting screws.
5. Put the case top on the case bottom.

\section*{appendix A}
parts list
\begin{tabular}{|c|c|c|c|}
\hline ----sag & Quantity & Component & MITS Stock Number \\
\hline \multirow[t]{9}{*}{1} & 11 & 74LS04 Integrated Circuit & 101042 \\
\hline & 3 & 741520 Integrated Circuit & 101134 \\
\hline & 4 & 74367 Integrated Circuit & 101040 \\
\hline & 1 & 7400 Integrated Circuit & 101020 \\
\hline & 1 & 7402 Integrated Circuit & 101021 \\
\hline & 1 & 7410 Integrated Circuit & 101024 \\
\hline & 1 & 8212 Integrated Circuit & 101071 \\
\hline & 1 & 7805 Voltage Regulator & 101074 \\
\hline & 1 & 24-pin Socket & 102105 \\
\hline \multirow[t]{2}{*}{2} & 24 & . \(]\) ut 12v Capacitor & 100348 \\
\hline & 2 & 33 uf l6v Capacitor & 100326 \\
\hline \multirow[t]{12}{*}{--3} & 2 & Molex Key & 101791 \\
\hline & 3 & Ferrite Bead & 101876 \\
\hline & 1 & Heat Sink & 101870 \\
\hline & 1 & Small 10-pin Right Angle Connector & 101798 \\
\hline & 2 & Molex Plug & 101720 \\
\hline & 20 & Molex Terminal & 101723 \\
\hline & 5 & 6-32 \(\times 3 / 8^{\prime \prime}\) Screw & 100925 \\
\hline & 2 & 4-40 \(\times 5 / 8^{\prime \prime}\) Screw & 100904 \\
\hline & 1 & 6-32 Nut & 100933 \\
\hline & 2 & 4-40 Nut & 100932 \\
\hline & 1 & \#6 Lockwasher & 100942 \\
\hline & 1 & \#4 Lockwasher & 100941 \\
\hline \multicolumn{4}{|l|}{-} \\
\hline A -0. & & & \[
\begin{aligned}
& \text { Agri1, } 1977 \\
& 38000
\end{aligned}
\] \\
\hline
\end{tabular}
\begin{tabular}{cclc} 
Bag & Quantity & \multicolumn{1}{c}{ Component } & MITS Stock Number \\
4 & 1 & 100-pin Edge Connector & 101864 \\
& 2 & Card Guides & 101714 \\
& 2 & Ribbon Cable Assembly 34 Conductor & 103038 \\
& 4 & \(14^{4}\) Green or Blue Wire & 103051 or \\
5 & 7 & \(2.2 K ~ 1 / 2 w 5 \%\) Resistor & 103052 \\
MISC. & 1 & PC Board & 101945 \\
& & & 100201
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Bag & Quantity & Component & MITS Stock Number \\
\hline 1 & 7 & 7407 Integrated Circuit & 101142 \\
\hline & 5 & 7405 Integrated Circuit & 101052 \\
\hline & 8 & 74LSI75 Integrated Circuit & 101140 \\
\hline & 2 & 74LS74 Integrated Circuit & 101088 \\
\hline & 1 & 74367 Integrated Circuit & 101040 \\
\hline & 2 & 8798 Integrated Circuit & 101045 \\
\hline & 1 & 7493 Integrated Circuit & 101030 \\
\hline & 2 & 7400 Integrated Circuit & 101020 \\
\hline & 4 & 74LS04 Integrated Circuit & 101042 \\
\hline & 1 & 74LSI4 Integrated Circuit & 101123 \\
\hline & 3 & 7410 Integrated Circuit & 101024 \\
\hline & 1 & 74LI0 integrated Circuit & 101081 \\
\hline & - 2 & 74LS30 Integrated Circuit & 101135 \\
\hline & 2 & 4040 Integrated Circuit & 101130 \\
\hline & 1 & 4009 Integrated Circuit & 101104 \\
\hline & 1 & 7805 Voltage Regulator & 101074 \\
\hline & 1 & \(79 \mathrm{MO8}\) Voltage Regulator & 101111 \\
\hline 2 & 2 & 100 Ohm 1/2w 5\% Resistor & 101924 \\
\hline & 1 & 470 Ohm 1/2w 5\% Resistor & 101927 \\
\hline & 1 & IK \(1 / 2 \mathrm{w}\) 5\% Resistor & 101928 \\
\hline & 1 & 4.7K Resistor Pack & 101999 \\
\hline & 1 & \(50 \mathrm{hm} \mathrm{5w} \mathrm{5} \mathrm{\%} \mathrm{Resistor}\) & 102074 \\
\hline & 2 & 6-32 \(\times 1 / 4^{\prime \prime}\) Screw & 100917 \\
\hline & 2 & IN914 Diode & 109705 \\
\hline
\end{tabular}

8800b Display Control Board - Continued
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{4}{*}{Bag} & Quantity & Component & MITS Stock Number \\
\hline & 2 & 6-32 Nut & 100933 \\
\hline & 2 & \#6 Lockwasher & 100942 \\
\hline & 3 & Ferrite Beads & 101876 \\
\hline 3 & 37 & 220 Ohm 1/2w 5\% Resistor & 101925 \\
\hline 4 & 34 & 2.2K 0 hm 1/2w \(5 \%\) Resistor & 101945 \\
\hline \multirow[t]{4}{*}{5} & 3 & . 001 uf 1kv Capacitor & 100328 \\
\hline & 1 & . Tuf 50v Capacitor & 100380 \\
\hline & 2 & 47uf l6v Capacitor & 100392 \\
\hline & 2 & 22 uf 35v Capacitor & 100393 \\
\hline 6 & 25 & . Tuf 12v Capacitor & 100348 \\
\hline 7 & 17 & SPDT (STT-1F2C) Switch & 101879 \\
\hline 8 & 8 & MOM (ST1-3F2C) Switch & 107880 \\
\hline 9 & 36 & RL-21 LED & 100702 \\
\hline \multirow[t]{3}{*}{10} & 1 & 1702A Programmed PROM & \\
\hline & 3 & 8212 Integrated Circuit & 101071 \\
\hline & 4 & 24-pin Socket & 102105 \\
\hline MISC. & 1 & PC Board & 100200 \\
\hline
\end{tabular}

8800b CPU Board

\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{4}{*}{Bag} & Quantity & Component & MITS Stock Number \\
\hline & 1 & IN4733 5v Diode & 100721 \\
\hline & 1 & IN4730 3.9v Diode & 100734 \\
\hline & 3 & CS4410 or 2N4410 Transistor & 102806 \\
\hline 5 & 22 & . 1uf 12v Capacitor & 100348 \\
\hline \multirow[t]{6}{*}{6} & 3 & . Iuf 50v Capacitor & 100380 \\
\hline & 13 & Iuf 35v Capacitor & 100308 \\
\hline & 4 & 33 ff 16 v Capacitor & 100326 \\
\hline & 2 & 10uf 25v Capacitor & 100352 \\
\hline & 1 & TOuf 16v Capacitor & 100394 \\
\hline & 1 & 22uf 16v Capacitor & 100395 \\
\hline \multirow[t]{12}{*}{7} & 1 & Small 10-pin Right Angle Connector & 101798 \\
\hline & 1 & 100-pin Edge Connector & 101864 \\
\hline & 2 & Card Guides & 101714 \\
\hline & 7 & Ferrite Beads & 101876 \\
\hline & 1 & 18 MHz Crystal & 101877 \\
\hline & 2 & Heat Sink (Large) & 101870 \\
\hline & 6 & 6-32 \(\times 3 / 8^{\prime \prime}\) Screw & 100925 \\
\hline & 2 & 6-32 Nut & 100933 \\
\hline & 2 & \#6 Lockwasher & 100942 \\
\hline & 2 & 4-40 \(\times 5 / 8^{\prime \prime}\) Screw & 100904 \\
\hline & 2 & 4-40 Nut & 100932 \\
\hline & 2 & \#4 Lockwasher & 100941 \\
\hline MISC. & 1 & PC Board & 100198 \\
\hline
\end{tabular}


8800b Power Supply Bcard - Continued
-
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{4}{*}{Bag} & Quantity & Component & MITS Stock Number \\
\hline & ' 4 & Commoning Tab & 101641 \\
\hline & - 1 & Plug MATE-N-LOK 2 Circuit & 101637 \\
\hline & - 1 & Receptacle MATE-N-LOK 2 Circuit & 101638 \\
\hline \multirow[t]{22}{*}{5} & 1 & 6-32 \(\times 1 / 2^{\prime \prime}\) Screw & 100918 \\
\hline & 19 & 6-32 \(\times 3 / 8^{\prime \prime}\) Screw & 100925 \\
\hline & 5 & 6-32 \(\times 5 / 8^{\text {n }}\) Screw & 100916 \\
\hline & 9 & 6-32 \(\times 9 / 16^{\prime \prime}\) Screw & 100956 \\
\hline & 4 & \(6-32 \times 3 / 4^{\prime \prime}\) Screw & 100935 \\
\hline & 1 & 8-32 \(\times 1\) " Screw & 100927 \\
\hline & 4 & 10-32 \(\times 1 / 2^{11}\) Screw & 100958 \\
\hline & 13 & \(6-32 \times 1 / 4^{\prime \prime}\) Screw & 100917 \\
\hline & 19 & 6-32 Nut & 100933 \\
\hline & 4 & \#6 Snap-On Nut (with fan) & ------ \\
\hline & 1 & 8-32 Nut & 100929 \\
\hline & 4 & 10-32 Nut & 100962 \\
\hline & 2 & . \(6-32 \times 3 / 8^{\prime \prime}\) Screw (Nylon) & 100959 \\
\hline & 2 & 6-32 Nut (NyIon) & 100960 \\
\hline & 17 & \#6 Lockwasher & 100942 \\
\hline & 1 & \#8 Lockwasher & 100945 \\
\hline & 4 & \#10 Lockwasher & 100963 \\
\hline & 5 & 3/4" 6-32 Spacer (Threaded) & 101626 \\
\hline & 4 & 46 Flat washer & 100943 \\
\hline & 1 & \#8 Flat washer & 100939 \\
\hline & 4 & \#10 Flat washer & 100961 \\
\hline & 4 & 3/8" 6-32 Threaded Spacer & 101863 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Bag & Quantity & Component & MITS Stock Number \\
\hline \multirow[t]{10}{*}{MISC.} & 11 & 95000uf 15v DC with Clamp & 100391 \\
\hline & , 1 & PC Board & 100202 \\
\hline & , 1 & 6Ft. 3-wire Power Cord & 101742 \\
\hline & 1 & Fan & 101869 \\
\hline & , 20' & \#18 Stranded Wire & 103090 \\
\hline & , 8' & \#12 Stranded Wire & 103092 \\
\hline & \(2^{\prime}\) & Grn. Braid & 101801 \\
\hline & 14 & 3/16" Cable Clamps & 103023 \\
\hline & - 20 & Tie Wrap & 103037 \\
\hline & \(16^{\prime \prime}\) & Heat Shrink & 103073 \\
\hline Separate Box & 11 & Trans former & 102676 \\
\hline
\end{tabular}

8800b Case and Misc.
\begin{tabular}{clc} 
Quantity & \multicolumn{1}{c}{ Component } & MITS Stock Number \\
1 & Case & 100505 \\
1 & Back Pane1 & 100545 \\
1 & Dress Panel & 100541 \\
1 & Main Board & 100193 \\
2 & & 101603 \\
& & \\
& & \\
& & 101537
\end{tabular}


2450 Alamo S.E.
Albuquerque, New Mexico 87106

\section*{USER'S DOCUMENTATION REPORT}

In order to improve the quality and usefulness of our publications, user feedback is necessary. Your comments will help us effectively evaluate our documentation.

Please limit your remarks to the document, giving specific page and line references when appropriate. Specific hardware or software questions should be directed to the MITS Customer Service or Software Departments, respectively.

\section*{NAME OF PUBLICATION:}

\section*{SUGGESTIONS FOR IMPROVEMENT:}
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)

ERRORS: \(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\) Name_._ Date

\section*{Organization}

Street



2450 Alamo S.E./ Albuquerque, New Mexico 87106```


[^0]:    Table 2-2. State Definitions

[^1]:    ""Module" refers to a functional block, it does not reference a printed circuit board manufactured by iNTEL.

    「"Bus" refers to a set of signals grouped together because of the similarity of their functions.

