COPYRIGHT NOTICE

Copyright (c) 1981 by Electralogics Incorporated. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system or translated into any language or computer language, in any form or by any means.

These include electronic, magnetic, optical, mechanical, chemical, or otherwise, without the specific written approval of

Electralogics Incorporated, 39 Durward Place, Waterloo, Ontario, Canada N2L 4E5

## DISCLAIMER

Electralogics Incorporated makes no representations or warranties with respect to the contents of this document and specifically disclaims any implied warranties of merchantibility or fitness for any particular purpose. Furthermore, Electralogics Incorporated reserves the right to revise this document and to make changes from time to time of the content hereof without obligation of Electralogics Incorporated to notify any person of such revisions or changes.

## TABLEOFONTENTS

1. WARRANTY REGISTRATION ..... 1
2. GENERAL DESCRIPTION ..... 2
2.0.1. Processor Compatibility ..... 3
2.1. BASIC FEATURES ..... 4
2.1.1. Basic Memory Size ..... 4
2.1.2. Bank Selection ..... 4
2.1.3. Extended Addressing ..... 4
2.1.4. Power Requirements ..... 4
2.1.5. Block Selection ..... 4
2.2. COMPATIBLE MEMORY ..... 5
3. OPERATION ..... 6
3.0.1. Block Enable Switches (SW1 to SW4) ..... 6
3.0.2. Phantom* Enable/Disable (Jumper J1-p) ..... 7
3.0.3. MWRT / PWR* (Jumpers J3-m,-w) ..... 8
3.0.4. Feature Selection (Jumpers J2-b, -x, -a) ..... 8
3.0.5. Permanant Selection Mode ..... 8
3.0.6. Bank Select Mode ..... 9
3.0.7. Extended Addressing Mode ..... 10
4. S-100 BUS LINE UTILIZATION ..... 12
4.1. SIGNAL CHARACTERISTICS ..... 13
4.1.1. (A) Input ..... 13
4.1.2. (B) Output ..... 13
4.1.3. (C) Input ..... 13
4.2. MEMORY MAP ..... 14
5. FRONT PANEL MODIFICATIONS ..... 15
6. MEMORY TEST ..... 17
APPENDICES
A. PARTS LIST ..... 18
B. PARTS LAYOUT DIAGRAM ..... 20
C. SCHEMATIC DIAGRAM ..... 21
D. ELECTRALOGICS PRODUCT WARRANTY ..... 22
E. USER'S COMMENTS ..... 23
F. SUBJECT INDEX ..... 25
3-1: Block Enable and Disable Switches ..... 6
5-1: Front Panel Mode Disabled. ..... 15
5-2: Front Panel Mode Enabled. ..... 16
2-1: Micro-Processor Compatibility ..... 3
2-2: Compatible Memory Devices ..... 5
3-1: Feature Select Jumper Designation ..... 8
33-2: Switch 5 - ctive Positions For Bank Select ..... 9
3-3: Switch 5 - Settings For Specific Banks ..... 10
3-4: Switch 5 Functions - Extended Addressing Mode ..... 11
4-1: S-100 Bus Utilization ..... 13
4-2: S-100 Bus Signal Characteristics ..... 13
4-3: Memory Address/Block Switch/Location ..... 14

## 2. GENERAL DESCRIPTION

Your 64 k CMOS Static Ram Board uses state-of-the-art CMOS static memory devices and includes the following features:

Each of the 32 RAMs is addressable as a $2 k$ block.
On-board Bank Select (Cromemco standard) is provided.

Extended-Addressing capability.
No wait-states necessary.
Phantom* (S-100 line \# 67 capability).
All S-100 bus lines fully buffered.
Schmitt-triggered logic used to reduce sensitivity to noise.

Printed circuit board is solder-masked and silk screened.

All S-100 fingers are gold plated to ensure minimum contact resistivity and long life.

2716 EPROM compatibility. Each memory device can be replaced with a 2716 EPROM. Allows permanent allocation of monitors, etc.

Single voltage power supply requirements.
Low power dissipation. Typical active board consumption of 350 milliamps at 8 Volts. Inactive power consumption is less than 250 milliamps at 8 Volts.

Electralogics Incorporated 64 k CMOS Static Ram is guaranteed for use with the following processors and their slower versions:


Table 2-1: Micro-Processor Compatibility

The table above illustrates the relationship of memory access time, instruction cycle time and processor clock frequency. Clock frequency restrictions are often due to system bus, not memory, limitations.

The Hitachi 6116P-3 CMOS memory devices used on the 64 k CMOS Static Ram Board have a very low power requirement which should result in total board consumption of less than 350 milliamps at 8 Volts. These 24 -pin devices are internally organized in a " 2 k by $8^{\prime \prime}$ configuration and are 2716-compatible. Maximum Access Time is 150 nano-seconds.

Note: - Z-80 is the registered trademark of Zilog Corp.

- 8080A, 8085 A and 8088 are the registered trademarks of Intel Corp.


### 2.1.1. Basic Memory Size

Electralogics 64 k CMOS Static Ram Board is available with a minimum population of 16 k bytes of memory which can be upgraded in $2 k$ byte increments to any capacity not exceeding $64 k$ bytes.
2.1.2. Bank Selection

Bank Selection is provided, allowing the memory to be used with Multi-User systems such as Digital Research's M/PM.

### 2.1.3. Extended Addressing

Extended Addressing allows this board to be used in systems that have the ability to directly address up to 16 megabytes of memory (24 address bits).
2.1.4. Power Requirements

Electralogics 64k CMOS Static Ram Board typically requires 350 milliamps of current at 8 volts for the full complement of 64 k bytes. Maximum current requirements will not exceed 400 milliamps.
2.1.5. Block Selection

Electralogics 64 k CMOS Static Ram Board allows you to disable any $2 k$ block of memory (at a $2 k$ boundary) simply by turning off the appropriate Block Enable switch (switches 1 to 4). This flexibility is particularly suited to memory-mapped I/O or the use of EPROMs in which to locate a monitor or other firmware.

### 2.2. COMPATIBLE MEMORY

Electralogics 64 k CMOS Static Ram Board is manufactured and shipped with Hitachi 6116P-3 CMOS or similar, compatible, memory devices. Other pin-for-pin compatible memory devices are:


Table 2-2: Compatible Memory Devices

## 3. OPERATION

### 3.0.1. Block Enable SWitches (SW1 to SW4)

The Block Enable Switches (SW1 to SW4) are located at the top right of the board nearest to the voltage regulator. (See Figure below) Switches of the "piano" type were selected for use, and mounted along the top edge of the board, because they allow the user to alter the system's memory configuration without removing the memory board from the system.

It is NOT necessary to turn power off when changing the Block Enable Switch settings.

Each of the four switch assemblies contains 8 individual switch positions. Each switch position is responsible for enabling or disabling one of the $322 k$ blocks of memory. When any switch is in the "ON" position, its associated $2 k$ block is enabled and will function normally. When any switch is set to the "OFF" position, its $2 k$ block is disabled. If a memory-read operation is performed to that 2 k block, the board will not drive the bus.

It is not necessary to remove the memory device when it is disabled but it can be removed if you wish. Since each device draws only about 1 microamp when de-selected, very little power will be saved by removing it.

Two Light Emitting Diodes (LED's) are located on the top of the board immediately to the left of the Block Select switches. The yellow LED identifies the selected memory board in a system containing multiple memory boards. The red LED indicates when an active memory block is read from or written to. The red LED will never turn on unless the yellow LED is on (board selected). For additional information, see the later paragraph covering Board Selection.


Fig. 3-1: Block Enable and Disable Switches

The S -100 PHANTOM* line, when low, inhibits reading from all memory boards which have their Phantom Option enabled. Data can still be written to these same memory boards. This feature is useful when PROM-based bootstrap routines are used to perform system initialization. Plugging jumper J1-p enables the Phantom Option on the memory board. Removing jumper $\mathrm{J} 1-\mathrm{p}$ allows the board to function normally, ignoring the PHANTOM* line, permitting memory to be written to, or read from, at any time. This jumper is located along the bottom of the board just above, and between, S-100 contact fingers 19 and 20.

Some systems, usually those having front panels, require that all memory boards respond to the MWRT signal which is generated by the front panel. Systems without front panels do not usually generate the MWRT signal and therefore, PWR* must be used instead.

This option allows a memory board to be tailored to the system it is running in. If your system has a front panel, assume that this memory board should be strapped for MWRT and plug jumper J3-m. Otherwise, select PWR* by plugging J3-p. These jumpers are located along the bottom of the board, just above S-100 contact fingers 25 and 26.

### 3.0.4. Feature Selection (Jumpers J2-b,-x,-a)

Before any memory read or write may be successfully performed, the board must be selected by the processor.

Three options are available (jumper selectable) to perform this function. These jumpers are located along the bottom of the board, just above $\mathrm{S}-100$ contact fingers 22 to 24 . They are:


Table 3-1: Feature Select Jumper Designation

### 3.0.5. Permanant Selection Mode

The Permanent Selection Mode (Jumper J2-a plugged) is most commonly used. When this Mode is selected, the board is always enabled and all memory read or write operations access the board. Only one memory board may be used in the system.

This mode is usually selected in systems whose addressing range is limited to 64 k bytes. Whenever the Permanent Selection Mode is enabled, Extended Address and Bank Select features are ignored. Switch 5 is non-functional.

### 3.0.6. Bank Select Mode

Bank Select Mode (Jumper J2-b plugged) accomplishes board selection by having the user write one control byte of data to a "bank select" I/O port. This memory board recognizes the Cromemco standard for bank selection, that is, Port 40 H as the Bank Select Control Port. Each bit of the control byte (when high) enables one 64 k address space (one bank). By setting Switch 5's three high order positions to a binary value of 000 to 111, the board can be enabled for any one of 8 banks. When the control byte is written which corresponds to switch 5's setting, the board will be selected. Switch 5 settings are describes in appropriate sections of this manual.

On system initialization, a "write" to Port 40 H should be performed to ensure that a bank is selected (Note: on power-up it is possible for more than one bank to be selected at the same time. Writing to Port 40 H ensures that only the required bank will be enabled).

This mode is generally used in systems where more memory space is required and Extended Addressing is either not available or not desired. An example of such a system would be an 8080 or 8085 (or other 16 bit address bus) system running Digital Research's MP/M. A memory board containing 16 k bytes of memory could be permanently enabled for running MP/M. Additional banks (up to 8 separate boards) of up to 48 k bytes would be switched in and out as each user required service.


Table 3-2: Switch 5 - Active Positions For Bank Select

| 0 | ON | ON | ON |
| :---: | :---: | :---: | :---: |
| 1 | ON | ON | OFF |
| 2 | ON | OFF | ON |
| 3 | ON | OFF | OFF |
| 4 | OFF | ON | ON |
| 5 | OFF | ON | OFF |
| 6 | OFF | OFF | ON |
| 7 | OFF | OFF | OFF |

Table 3-3: Switch 5 - Settings For Specific Banks

Note: Any switch "ON" = logical 0 "OFF" = logical 1

### 3.0.7. Extended Addressing Mode

The Extended Addressing Mode (Jumper J2-x plugged) allows a direct memory address range of up to 16 megabytes ( 24 address bits). When using the Extended Addressing Mode, the 8 high- order address lines (IEEE 696 lines specified as A16 to A23) are compared to SW5 via U15 (74LS682). When the results of the comparison are equal, the board is selected and the yellow LED will be turned "ON". In this mode, all read and write operations will be ignored by the board unless it is selected.

This mode of operation is generally used by systems containing a processor board with extended addressing capabilities (that is, more address lines than the conventional 16) or, systems utilizing memory-management procedures (a means of extending the address range of a processor).


Table 3-4: Switch 5 Functions - Extended Addressing Mode

Note: Any switch $O N=10 g i c a l$ "O" $\quad O F F=10 g i c a l$ "1"

Therefore, in order for the board to respond to addresses 000000 H to 00FFFFH, set SW5 as follows:

A23
A 16
SW. 5 POS'N


For the board to respond to addresses C 30000 H to C3FFFFH, set SW5 as follows:


| PIN \# | NAME | INPUT/OUTPUT | CHARACTERISTICS |
| :---: | :---: | :---: | :---: |
| 1 | +8VDC | 1 Amp. max. | - |
| 15 | A 18 | I | A |
| 16 | A 16 | I | A |
| 17 | A 17 | I | A |
| 20 | GND | - | - |
| 29 | A5 | I | A |
| 30 | A4 | I | A |
| 31 | A 3 | I | A |
| 32 | A 15 | I | A |
| 33 | A 12 | I | A |
| 34 | A9 | I | A |
| 35 | D01 | I | A |
| 36 | D00 | I | A |
| 37 | A 10 | I | A |
| 38 | D04 | I | A |
| 39 | D05 | I | A |
| 40 | D06 | I | A |
| 41 | DI2 | 0 | B |
| 42 | DI3 | 0 | B |
| 43 | DI7 | 0 | B |
| 45 | SOUT | I | C |
| 46 | SINP | I | C |
| 47 | SMEMR | I | C |
| 50 | GND | - | - |
| 51 | +8VDC | (see pin 1) | (see pin 1) |
| 53 | GND | - | - |
| 59 | A 19 | I | A |
| 61 | A20 | I | A |
| 62 | A21 | I | A |
| 63 | A 22 | I | A |
| 64 | A 23 | I | A |
| 67 | PHANTOM* | I | C |
| 68 | MWRT | I | C |
| 70 | GND | - |  |
| 77 | PWR* | I | C |
| 78 | PDBIN | I | C |
| 79 | A 0 | I | A |
| 80 | A 1 | I | A |
| 81 | A2 | I | A |
| 82 | A6 | I | A |
| 83 | A 7 | I | A |
| 84 | A8 | I | A |
| 85 | A 13 | I | A |
| 86 | A 14 | I | A |
| 87 | A 11 | I | A |
| 88 | D02 | I | A |
| 89 | D03 | I | A |
| 90 | D07 | I | A |


| 91 | DI4 | 0 | B |
| ---: | ---: | ---: | ---: |
| 92 | DI5 | 0 | B |
| 93 | DI6 | 0 | B |
| 94 | DI1 | 0 | B |
| 95 | DIO | 0 | B |
| 100 | GND | - | - |

Table 4-1: S-100 Bus Utilization
4.1. SIGNAL CHARACTERISTICS
4.1.1. (A) Input

- logical 1 input voltage $\Rightarrow 2.0 \mathrm{~V}$. logical 0 input voltage $<=0.8 \mathrm{~V}$. input hysterisis voltage 0.4 V. typical logical 1 input current 20 uA. max. logical 0 input current -200 uA . max.
4.1.2. (B) Output- logical 1 output voltage $\Rightarrow 2.4 \mathrm{~V}$.logical 0 output voltage $<=0.5 \mathrm{~V}$.logical 1 output current $\Rightarrow 3 \mathrm{~mA}$.logical 0 output current $\Rightarrow-24 \mathrm{~mA}$.
4.1.3. (C) Input

$$
\begin{array}{rlr}
\text { - logical } 1 \text { input voltage } & \Rightarrow 2.0 \mathrm{~V} . \\
\text { logical } 0 \text { input volyage } & <=0.8 \mathrm{~V} . \\
\text { logical } 1 \text { input current } & 20 \mathrm{uA} . \max . \\
\text { logical } 0 \text { input current } & -360 \mathrm{uA} . \max .
\end{array}
$$

Table 4-2: S-100 Bus Signal Characteristics

Note: All inputs and outputs are IEEE - 696 compatible.

### 4.2. MEMORY MAP

In order to accomodate the necessary 32 memory and associated support devices on the printed circuit board in a logical and esthetically appealing manner, it was necessary to arrange the memory in two horizontal rows of 13 and an additional row of six, devices.

The following chart indicates the hexadecimal address, memory block switch number and location for each device.

| Hex. Address | Block Sw. No. | Location |
| :---: | :---: | :---: |
| 0000H | SW 1-1 | A 1 |
| 0800H | SW1-2 | A2 |
| 1000 H | SW1-3 | A3 |
| 1800 H | SW 1-4 | A 4 |
| 2000 H | SW 1-5 | A5 |
| 2800 H | SW 1-6 | A6 |
| 3000 H | SW 1-7 | B1 |
| 3800 H | SW1-8 | C1 |
| 4000 H | SW2-1 | B2 |
| 4800 H | SW2-2 | C2 |
| 5000 H | SW2-3 | B3 |
| 5800 H | SW2-4 | C3 |
| 6000 H | SW2-5 | B4 |
| 6800 H | SW2-6 | C4 |
| 7000 H | SW2-7 | B5 |
| 7800 H | SW2-8 | C5 |
| 8000 H | SW3-1 | B6 |
| 8800 H | SW3-2 | C6 |
| 9000 H | SW3-3 | B7 |
| 9800 H | SW3-4 | C7 |
| A 000 H | SW 3-5 | B8 |
| A 800 H | SW3-6 | C8 |
| BOOOH | SW3-7 | B9 |
| B 800 H | SW3-8 | C9 |
| COOOH | SW 4-1 | B10 |
| C 800 H | SW4-2 | C 10 |
| DOOOH | SW4-3 | B11 |
| D800H | SW4-4 | C11 |
| E 000 H | SW 4-5 | B12 |
| E800H | SW4-6 | C12 |
| F 000 H | SW4-7 | B13 |
| F800H | SW4-8 | C13 |

Table 4-3: Memory Address/Block Switch/Location
5. FRONT PANEL MODIFICATIONS

Some older system types, such as the MITS Altair 8800 and the IMSAI 8800, do not fully comply with the IEEE-696 S-100 Standard. Owners of these systems will not be able to "DEPOSIT" data into this memory board as shipped. All of the remaining front panel functions will perform normally.

In order to allow the front panel to perform all of its normal functions when using this memory board, locate the three jumper pads labelled "J4" in the lower right corner of the board just above the serial number. (See Figure below)

A printed circuit jumper is permanently connected between the centre and right hand pads. Cut this land, using a sharp knife. Make sure that you remove a short length of copper to prevent intermittent problems.


Fig. 5-1: Front Panel Mode Disabled

Then, using a fine-tipped soldering iron (25 to 35 Watts is best), install a jumper between pads 1 and 2 as shown.

The front panel will now function normally.


Fig. 5-2: Front Panel Mode Enabled

Your 64 k CMOS Static Ram Board was shipped assembled and extensively tested. Instructions are provided for board set-up which can be followed with little difficulty. Since short memory tests are of little benefit in detecting memory problems, we have decided to leave the selection of a memory test to the user for many reasons.

We will presume that a user ordering a 64 k memory board does have a functional system. Memory tests can be purformed by removing an existing memory board from the user's system and, by setting the proper Block Select switches, substituting the same amount of memory as the removed board provided. Existing user tests can then be run on those blocks selected.

An excellent memory test program, which we use to test our products, is MEMRS.ASM. This test is often available from a Remote CP/M (RCPM) system. If you are not aware of any RCPM, or other similar system, in your area, check with your local computer store for information.

Some magazines devoted to the micro-computer user have recently published address lists of these systems.

Canadian CP/M users may procure diskettes containing memory tests and other public domain software from the BDSC User's Group, the CP/M User's Group, RCP/M User's Group and the SIG/M User's Group from by sending $\$ 10.00$ Canadian, (for any single 8 -inch diskette from the above groups), to the address below. The price includes a diskette and postal charges.

Toronto RCP/M,
c/o G.J. Newell, 4691 Dundas Street West, Islington, Ontario M9A 1A7

CP/M User's Group diskettes are also available from:

CP/M User's Group, 1651 Third Avenue, New York, N.Y. 10028

100k 5\% 1/4 Watt Resistor 2
150 Ohm 5\% 1/4 Watt Resistor 1
2.2k 5\% 1/4 Watt Resistor 2

470 Ohm 5\% 1/4 Watt Resistor 2
Res. Network \#4610X-101-332 4
0.01 uFd. 50V Ceramic Cap. 50
1.0 uFd. 35V Tantalum Cap. 5

10 uFd. 10V Tantalum Cap. 6
10 uFd. 25V Tantalum Cap. 1
2N3904 NPN Signal Transistor 1
LED Red Dialco \#555-2001 1
LED Yellow Dialco \#555-2401 1
7805 Voltage Regulator 1.5 Amp. 1
7407 Hex Buffer (OC) 1
74LSOO Quad 2-Input NAND 1
74 LS 02 Quad 2-Input NOR 1
74 LS 04 Hex Inverter 1
74 LS30 8-Input NAND 5
74 LS 32 Quad 2-Input OR 1
74 LS 123 Dual Single Shot 1
74LS138 3-8 Line De-Mux 4
74 LS 241 Octal Buffer (TS) 2
74 LS 244 Octal Buffer (TS) 2
74LS354 8-1 Line Data Select. 1
74LS682 Octal Comparator 2
HM6116P-3 2k*8 Static Ram 32
8 Pos'n Switch AMP \#435640-5 1
8 Pos'n Switch Piano Type 4 AMP \#435802-1

Programming Shunt 3
14 Pin IC Socket 10
20 Pin IC Socket 7
24 Pin IC Socket 32
$\begin{array}{lll}\text { Double Row } 0.025 \text { Post Header } & 1 \\ \text { Double Row } 4 \text {-Pin } 0.025 \text { Post } & 1\end{array}$

R1 R2
R3
R6 R7
R4 R5
R8-R11
C13-C62
C1-C3 C10 C11
C4-C7 C9 C12
C8
Q1
D1
D2
VR1
U13
U21
U20
U10
U5-U8 U22
U9
U11
U1-U4
U18 U19
U16 U17
U12
U14 U15
U23-U54
SW5
SW1-SW4

U5-U10 U13 U20-U22
U12 U14-U19
U23-U54
J 1
J3
J2
4-40 X 5/16 Pan Head Screw ..... 1
4-40 Hex Nut ..... 1
4-40 Star Lockwasher ..... 1
T0-220 Mica Insulator ..... 1

## F. SUBJECT INDEX

## (

(A) Input, 13
(B) Output, 13
(C) Input, 13

## A

Access Time, ..... 3
maximum, ..... 3
B
Bank Select Mode, ..... 9
Bank Select
standard, 2
Bank Selection,
Basic Memory Size, 4
Block Enable Switches (SW1 to SW4), ..... 6
Block Selection, ..... 4
C
Compatibility, ..... 3
2716, ..... 3
processor, ..... 3
CompatiblCMOS, 5
EPROM, ..... 5
NMOS, ..... 5
memory, ..... 5
pin-for-pin, ..... 5
E
Extended Addressing, ..... 4
Extended Addressing Mode, ..... 10
F
Feature Selection (Jumpers ..... J2-b
-x,-a),
15
Front Panel,
15
Altair,
15
IMSAI, ..... 15

MWRT / PWR* (Jumpers J3-m
-w), 8
Memory Test, 17
programs, 17
selection, 17
Memory
wait states, 2

N
Noise
sensitivity, 2

## P

## PHANTOM*

jumper location, 7
line, 7
Permanant Selection Mode, 8
Phantom* Enable/Disable (Jumper J1-p), 7
Power Requirements, 4
Processor Compatibility, 3

R
Repair, 22
cost, 22
following the warranty period, 22
warranty, 22

S
S-100
MWRT, 8
PWR*, 8
Phantom*, 2
contacts, 2

W
Warranty, 22
period, 22
refund, 22
repair, 22

wores:
all oneresons wn minas



# Electrällogics 

Incorporated认

## APPLICATION NOTE \#1

Title:- Configuring Your 64 K CMOS Static Ram Board for MP/M(tm) and/or CP/:M 3.O(tm) Systeins.

Many of our customers using MP/Mi(tm) and possibly CP/M 3.0(tm) have requested a technique which will allow one of our 64 K memory boards to contain both fixed or permanent and banked RAM. The figure below illustrates a typical system where such a requirement presents itself:


In the above diagram, the upper 16 K of RAM must always be resident whereas the lower 48 K must be bank selectable. Without the modifications which are to follow, 4 memory boards would be required to implement this system. The first board would contain the fixed 16 K portion while the additional 3 boards would each be populated to 43 K and be used to implement each of three banks. A technique is needed to allow one board to support not only the fixad portion of RAM, but also the menory for one bank.

The criteria for this modification were simple -
a) Keep it simple.
b) Don't destroy the product in the process.

Who knows, you may want to sell the board some day!

Hodification:- Examining the schenatics for your 64 K RAM board will show that all the chip selects are generated by U1-U4 as follows: (These are the 74LS138's located below the dip switches)
$U 1$ - 0000 h to $3 F F F h$
$U 2$ - 4000 n to 7 FFFh
$U 3$ - 3000 h to BFFFh
$U 4$ - 0000 h to FFFFh

To make any of these 16 K blocks of RAM fixed is as simple as:
a) Locate the proper IC (U1-U4).
b) Lift pin 5 on the selected device and bend it back over the top of the chip.
c) Use a small piece of wire and jumper pin 6 to pin $16(+5)$.
d) Replace the IC.

The following example may help illustrate such a modification.
EXANPLE:- The goal is to implement a system with three 48 K banks which are bank selectable and range from 0000h to BFFFh and has 16 K of RAM fixed from COOOh to FFFFh.

SOLUTION:- This system will require 3 memory boards, one populated with 64 K of RAM and two populated with only 48 K .

On the 64 K board, lift $U 4$ and modify the chip as listed above. Replace U4. This operation has fixed the top 16 K of this board. Note that any block which is modified as shown will not respond to the jumper option J2-b. Since the lower 48 K of this board is to be used as one of the 3 banks, the jumpers should be set as follows:
J1 - as required by user.
J2 - select "b" for bank select.
J3 - select "m" for MNRT.

Assuming this bank is to be bank 0 , set SN5 as follows:

$$
\begin{aligned}
& \text { SW5-1 to } \operatorname{SW} 5-5=\text { don't care. } \\
& \text { SW5-6 to SW5-8 }=\text { "on". }
\end{aligned}
$$

(See page 10 of User's Manual)
Note that SW1 to SW4 must have all switches "on".

The two 48 K boards are to be setup as banks 1 and 2 , and should be populated from 0000h to BFFFh. SW1 to SW3 should have all switches set to "on" while Sin4 has all switches set to "off". Setting the jumpers as previously mentioned enables bank select on these boards as well.

Since one of the two boards is to be bank 1, SW5 will have to be set as follows:

$$
\begin{aligned}
& \text { SW5-1 to SW5-5 = don't care. } \\
& \text { SW5-6 = "Off". } \\
& \text { SW5-7 to SW5-3 = "on" }
\end{aligned}
$$

Similarly, the board to be used as bank 2 should have SN5 set as follows:

$$
\begin{aligned}
& \text { SW'5-1 to SW5-5 = don't care. } \\
& \text { SW5-6 = "on". } \\
& \text { SW5-7 = "off". } \\
& \text { SW5-8 = "on". }
\end{aligned}
$$

The banks are selected by sending the proper bank select code to port 40 h . (Refer to User's Manual for more detail.) Notice however that the top 16 K will always appear in the system's address space.

## GOOD LUCK!

Notes:- All switch designations are as follows:
SW5-7 <-- Switch Designation
$C P / M$ and $M P / M$ are trademarks of Digital Research Inc.

