## TABLE OF CONTENTS

1. USER GUIDE
a. Introduction
b. Theory of Operation
c. Operation
2. ASSEMBLY
a. General Construction
b. Handling MOS Devices
c. Parts List
d. Detailed Assembly Instructions
e. Parts Layout Diagram
f. Z16 Schematic
g. Memory Checkout
3. GENERAL INFORMATION
a. Customer Service
b. Technical Design Labs' Warranty
4. APPENDIX
5. USER GUIDE

## a. INTRODUCTION

The Zl 6 is a low power, very fast access, static memory board capable of supporting 16 K of memory on one card.

The card is divided into four blocks of 4 K each, which can individually be switch protected, addressed, etc. Each 4 K block may be located at any 4 K page border, irrespective of the selected address for any other 4 K block in the system. (Save only that no two blocks may occupy the SAME address.)

The memory chips employed are the EMM SEMI 4200, which are organized as 4 K by $l$ bits, and which feature a currently rated access time of 200 nanoseconds. Each 4 K block uses 8 memory chips, making a total of 32 for a fully populated board. Due to the treatment of each 4 K block as a separate unit, the board may be populated in $4 K$ increments, and thus may serve as an expandable $4,8,12$ or 16 K memory on the same card.

Physically the board is organized around the "Sløø" bus (formerly known as the "ALTAIRtm/IMSAI BUS"). It follows the specifications as to the number of TTL loads per line, physical dimensions etc. as have been laid out for this standard. The board operates equally well in either an ALTAIR or an IMSAI, as well as in Technical Design Labs' own line of microprocessors.

Only the finest components and materials have been employed in the manufacture of the 216, and no surplus components are employed at any location.

The typical power consumption from each of the three voltage supplies for a fully populated l6k board are 200 ma from the +5 , 120 ma from the +12 and 20 ma from the -5. Thus, a fully populated 16 K board draws little or no more power than "low power" 4 K boards available from other manufacturers - thus demonstrating a 4:1 power savings.
b. THEORY OF OPERATION

1. THE 4200 MEMORY CHIP

Exact details of the 4200 memory chip and its specifications etc. are presented in full in the appendix. Those wishing a fuller understanding of this device should refer to those documents which are reproductions of the specifications sheets provided by EMM SEMI.

## 2. SYSTEM ORGANIZATION

The Zl6 card is organized as 4 blocks of 4 K each. In essence the card contains 4 separate 4 K memory boards. Select, enable logic, power supply etc. are shared.

The four memory blocks are labeled blocks A,B,C and D. Ul3 to 20 comprise block A; 21 to 28 comprise block B; 29 to 36 block C; 37 to 44 block D.

In each block the highest numbered chip (I.E. U20 of block A) of the block contains bit $\varnothing$ of the word, and the lowest numbered chip contains bit 7 - the remainder stored sequentially between.

## 3. READING FROM MEMORY

At the beginning of each processor machine cycle, when both Phase 1 and PSYNC are high, these two signals force the output of U3 (74LS20, pin 6) to go low. This signal then triggers the one-shot, Ul (7412l, pin 4), which causes $\bar{Q}$ (pin l) to fall from hi (its normal state) to low and to remain low for a time predetermined by the RC constant of R1 and C3. In this circuit the values of Rl and C 3 cause this signal to remain low for 200 nanoseconds.

The $\bar{Q}$ is tied to pins $3,5,9$ and 11 of Ull (74LS02) each of which is one of two inputs to a NOR gate. Pins 2,6,8 and 12 of Ull are tied to one of 4 address select jumpers from the address decoding chip Ul2 (74154). These 4 jumpers are labelled $A, B, C$ and $D$ on both the diagram and the board. These go low when the specific 4 K block of memory which they represent is selected. This forces the output of the specific NOR gate (of Ull) to go high, while the others remain low.

Each of the four outputs of Ull is then inverted by a section of UlO (7406). Thus three outputs of UlO will be high while the fourth (representing the selected 4 K block) will be low.

These outputs are connected to the chip select pins of the 4200 s which are arranged in 4 K blocks. The 4200 chip select signal is a LOW (CS), and thus only one of the 4 K blocks can be selected at any one time.

The $\bar{Q}$ of the 74121 is also connected to the pin 7 s of both U8 and U9 (74173) which is the clock input of these latches. Data may be latched into these chips only when the clocking signal is going from low to hi, which occurs at the end of the 200 nanosecond pulse of the 74121. This delay between the time of selection and the latching in of the data is done to allow the data to stabilize, as is required by the 4200 .

The enabling of the 74173 s is controlled by pins 1 and 2 both of which must be LOW for the latched in data to be released. Both pin ones are connected to SMEMR via a gate of U7 (74LS04) which is an inverter. This causes a low to be present on both pin ones when a memory read signal is on the bus.

The signal on pin 2 of both 74173 s is controlled by the decoding circuit, Ul2. When any of the 4 banks is selected the output of U3 (74LS20) goes hi, and the output of this gate is then inverted to a low by a NOR gate configured as an inverter (U2,pins 5 and 6 tied together). Pin 4 of U2 is tied to the pin 2 s of both 74173 s .

Thus data is being enabled onto the bus from the latches if and only if: a. a memory read signal is on the bus and b. the specific board is selected.

The latching in of the desired data is controlled by the rise of the $\mathbb{Q}$ of the 74121 from low to hi, which occurs at a time designed to allow the data from the memory chips to have stabilized.
4. WRITING INTO MEMORY

The memory write circuitry functions in much the same manner as the memory read logic. In this case however, no latching of the data occurs.

The chip select circuitry is the same as that which was employed in the memory read logic.

When the memory write line (Bus pin 68 MWRITE) goes high (indicating that a memory write cycle is in progress), this signal is inverted by U2 (74LS02) configured as an inverter. This low signal goes to pin 9 of U2. When the board is selected as previously described, pin 4 of U 2 goes low. Pin 4 is connected to pin 8. When both pins 8 and 9 are low, pin 10 goes high. This high signal serves two functions:
a. After being inverted by a gate of $U 2$, it triggers the 74121 , setting in motion the same select procedure as described in the memory read section.
b. This hi signal is brought to the pin 12 s of the memory chips where it serves the function of a WRITE command. (Pin 12 is $\mathrm{K} / \mathrm{W}$, indicating that a HIGH causes a Write.). Thus, this high signal allows the data present on the data out bus to be written into the memory at the address specified on the address bus.

## 5. MEMORY PROTECT

Switchable memory protect is provided on the board by means of a 4 position mini-dip switch. Each of the 4 switches represents on 4 K bank of memory, and the bank names are marked on both the schematic and the board as $A, B, C$ and $D$.

Opening any of the switches simply disconnects the memory write line (the output of U 2 , pin 10) from the $K / W$ of the memory chip banks. When held open, the line is held low by resistors 8 thru ll, which allows reading memory to proceed normally.

Provision for additional memory protect facility is made.

CR3 (1N914) is normally connected as shown in the components layout diagram. However, it may alternatively be connected to the hole marked CMW (pin 59 of the bus CONDITIONAL MEMORY WRITE) when Technical Design Labs' Memory Management Board (an upcoming product) is in use. This board allows software protect capability for your entire system.

## 6. ADDRESS DECODING

The address decoding function is performed by Ul2 (74154). This chip takes the four highest address lines and decodes them into one of 16 possibliities. The one possiblity is represented by one of 16 pins going low while the others remain high. Thus each of the

16 pins can represent $1 / 16$ th of the total possible memory space in the system, in this case equaling 4 K .

Since this memory board is actually the equivalent of 4 separate 4 K boards, four jumper plugs are provided which when connected to one of the 16 pins causes the specific 4 K block to be selected only when the address which it's pin represents is addressed.

The 16 pins are labelled $\varnothing$ to $F$ (hexidecimal notation) on the schematic, but are labelled 1 to 16 on the board.

The four 4 K banks are labelled $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and D on both the schematic and the board.

Both enable pins (18 and 19) of the 74154 must be low for the board to be enabled. Pin 19 is connected to pin 45 on the bus (SOUT) which goes high only during output operations, thus disabling the board when output operations are in progress. This is not required in an ALTAIR, however, in an IMSAI, a memory write signal is generated during output operations by the front panel, thus making this necessary. The handling of pin 18 is discussed in the section on BANK SWITCHING.

## 7. BATTERY BACKUP

Jl is provided as a point at which battery power may be applied to the memory. Diodes CR1 and CR2 are provided to prevent backflow of current from the battery onto the bus.

Automatic switching of the battery during line power failure can be achieved by voltage sensing circuitry at the battery. A battery pack with this feature will be made available by Technical Design Labs in the future.

## 8. BANK SWITCHING

Under control of the upcoming Memory Management board, any 16 K board can be made to disappear from the bus. This is achieved by forcing pin 18 of U12 (74154) high, which disables the board. The current version of the board allows two complete 64 K banks of memory to coexist in the same mainframe, and be switched under software control using the aforementioned board.

At the bottom of the board directly above the edge fingers and directly beneath the right hand edge of the 74154 are two plated thru holes labelled "X" and "Y". There is a third pad directly between these two.

If the center pad is connected to the "Y" pad, then pin 18 is held low by using part of U7 (74LS04) to invert the output of the 1 K pullup resistor. (R12) This is the standard configuration for the board, and is the REQUIRED configuration when the memory management board is NOT in use.

If the center pad is connected to the "X" pad, then pulling down the $A B X$ line ( $\overline{A B X}=$ NOT ALTERNATE BANK $X$ Bus pin 60) by the memory management board is necessary for the board to be enabled.

## 9. THE SCHEMATIC

Several points about the schematic are worthy of mention for the sake of clarity.
a. For the specific pin-outs of the 4200 chips, refer to the spec sheets for these pins located in the appendix.
b. Data Out and Data In are marked on the top row of chips on the schematic. These are the PIN NAMES. They are named in reference to the PROCESSOR. Data Out is DATA OUT FROM THE PROCESSOR. Data In is DATA IN FROM THE PROCESSOR.

The small arrows under these names are the direction of data flow relative to the memory chips themselves.
c. Rather than draw a confusing jungle of lines, the Address, Data Out and Data In lines are represented by busses. This is possible because these lines are connected in parallel from chip to chip.
c. OPERATION

Operation of the board is very straight forward.
Only two advices need be observed:

1. Do not place the address selection jumpers in any address when the bank which the specific jumper represents is unoccupied by chips.
2. When a given bank is unoccupied, the memory protect switch for that bank should be left in the OFF position.

Of course, all the rules which normally govern the general handling of electronic equipment apply for example, do not insert or remove the board from the motherboard when power is applied, avoid dirt, dust etc. etc.

Operation of the board involves the manipulation of three options. These are:

1. Address selection
2. X or Y bank choice
3. Memory write line choice

The latter two are of consequence only when the Memory Management Board is in use. The normal configurations of these two are:
$X$ or $Y$ bank choice: Center Pad to "Y"
Memory Write Line: CR3 Cathode to RIGHT hole
See the component layout diagram for details of these.

Address selection is set up in the simplest possible fashion. Each of the four banks of 4 K ( $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and D) is individually addressable at any 4 K border in memory. Four plugs (augat pins) attached to wires are soldered into the board above a row of 16 augat pins which lie above Ul2.

Each of the 16 Augat pins represents one 4 K block of memory. The pin on the far right labelled "l" represents the first 4 K block of memory ( $\varnothing$ hex; $\varnothing$ octal). The pin on the far left labelled "16" represents the last 4 K block of memory (Føøø hex; l7øøøø octal; 36ø:øøø crazy octal).

Each jumper from one of the 4 K blocks may be inserted into any one of the 16 augat pins, at which time that block will be located at whatever 4 K border address which the pin you have chosen represents.

Note: Again, remember that if a 4 K block of your board is NOT occupied by memory chips, it's jumper plug should not be inserted into one of the 16 augat pins.

In addition to the three options, the protect switch is operated simply. When a switch is ON, the block it represents is UNPROTECTED, and vice-versa.
2. ASSEMBLY

## CAUTION

THE Zl6 KIT CONTAINS STATIC SENSITIVE DEVICES. THESE ARE ALL OF THE MEMORY CHIPS. DO NOT REMOVE THESE DEVICES FROM THEIR PROTECTIVE TUBES UNTIL NEEDED IN ASSEMBLY. HANDLE ONLY AS PER THE INSTRUCTIONS IN THIS MANUAL. FAILURE TO HEED THIS PRECAUTION MAY RESULT IN PERMENANT DAMAGE TO THESE DEVICES AND AUTOMATICALLY VOIDS THE WARRANTY.
a. GENERAL CONSTRUCTION

It's a good feeling to construct a kit on your own, plug it in, and have it work the first time up. Two factors are of the utmost importance in this: Quality engineering, and careful construction. We've taken care of the engineering, but the construction is up to you. We've listed here some of the construction tips which are considered standard operation in most commercial shops. Following these procedures in your own construction will increase the likelyhood that your kits will work first time, every time.

1. ALWAYS read all of the instructions before starting construction.
2. Always work in a clean, well-lit area.
3. Use only high quality rosin-core solder of a guage similar to the size of the leads being soldered.
4. Ensure that you have all of the parts necessary for a given stage of construction before starting that stage.
5. Use the lowest power soldering iron that will get the job done. A 25 watt iron is quite adequate for most kits using a printed circuit board.
6. Use a fine point soldering iron, and keep the tip clean and well tinned.
7. Avoid overheating the PC board and components.
8. Before soldering, check and make sure that the right component is in the right place. Having to remove and resolder a wrongly placed component is difficult, and there is a great likelyhood that damage to the board or component will occur.
9. Apply the solder to the iron tip, the pad and the component lead at the same time. The solder will melt and flow in a second or two. If it doesn't, stop and find out why before continuing.
10. Use only enough solder to assure electro-mechanical integrity. $1 / 8$ th inch or so of the solder supplied with this kit is generally adequate around IC pads and most component leads.
11. Look carefully at each joint both during and after soldering it. If should have a clean, bright appearance. If the surface is rough or dull it might be a cold solder joint. If so, reheat and apply very little or no additional solder.
12. Don't work on construction if you're very tired.
13. Always check the voltages on the appropriate IC pins after soldering and before installing the ICs in their sockets.
14. Never install ICs in sockets when there is voltage on the board.
15. ALWAYS install MOS/CMOS devices LAST, after checking that all else is perfect.
16. NEVER insert the board into it's socket when power is on the machine.
b. HANDLING MOS/CMOS DEVICES

When handled correctly, static damage to these sensitive devices is quite unlikely to occur. The rules for correct handling are simple:

1. Keep everything in contact with everything else. While the ICs are still in the tubes, hold it in your hand, touch both to the table, the PC board, etc. This allows any static to discharge.
2. Work on a conductive surface. Bare grounded metal (a cookie tin or piece of aluminum foil will do.) is best. Glass is very bad, plastics among the worst.
3. Don't wear synthetic clothing. They generate static. Wear Cotton.
4. A high humidity environment is better than a dry one.

These rules are very simple. Remember: the most basic rule is to keep everything in contact with everything else. If you adhere firmly to this one rule and use your common sense, it's very unlikely that you will ever damage a static-sensitive component.

```
c. PARTS LIST - Z16
```

| U1 | - 74121 |
| :---: | :---: |
| U2,11 | - 74LS02 |
| U3 | - 74LS20 |
| U4,5,6,7 | - 74LS04 |
| U8,9 | - 74173 |
| Ul0 | - 7406 |
| U12 | - 74154 |
| U13-44 | - 4200 |
| U45 | - 7905 |
| U46 | - 7812 |
| U47 | - 7805 |
| C 1,4 | - $47 \mathrm{mF}, 25 \mathrm{~V}$ tantalum electrolytic |
| C 2 | - 33mF, 20 V tantalum electrolytic |
| C 3 | - 68pF disc ceramic |
| C 5 | - 220pF disc ceramic |
| C 6,13 | - 3.3 or $4.7 \mathrm{mF}, 25 \mathrm{~V}$ tantalum electrolytic |
| C 7-12 | - . 1 mF disc ceramic, 10 V (or same as C 14-26) |
| C 14-26 | - . 1 mF molded ceramic, 67 volt (black marked l00ns) |
| R 1 | - $3.3 \mathrm{~K}, 1 / 8 \mathrm{th}$ watt (orange, orange, red) |
| R 2-5,12 | - lk, 1/8th watt (brown, black, red) |
| R 6 | - 220 ohm l/8th watt (red, red, brown) |
| R 7-11 | - $47 \mathrm{~K}, \mathrm{l} / 8 \mathrm{th}$ watt (yellow, violet, orange) |
| J1 | - 4 pin molex connector |
| J2-17 | - 16 augat pins |
| P1-4 | - 4 augat pins |
| CRI, 2 | - 1N4002 |
| CR3 | - 1N914B |
| S 1-4 | - four position mini-dip switch |

## MISCELLANEOUS

| 1 | -2 hole heatsink |
| :--- | :--- |
| 2 | $-5 / l 6^{\prime \prime}$ slothead screw, nut, lockwasher |
| 9 | -14 pin low profile sockets |
| 2 | -16 pin low profile sockets |
| 1 | -24 pin low profile socket. |
| 32 | -22 pin low profile sockets ( 32 sockets are |
|  | for a l6K board, 24 for 12 K etc.) |
| 1 | $-6^{\prime \prime}$ piece of jumper wire |
| 1 | $-6^{\prime}$ piece of solder |
| 1 | $-216^{\text {PC card }}$ |

## d. DETAILED ASSEMBLY INSTRUCTIONS

( ) 1. Read these instructions through once from beginning to end before continuing.
( ) 2. Inventory all parts against the parts list.
( ) 3. Refer to the board layout diagram and familiarize yourself with the layout.
( ) 4. Examine the PC board carefully for any obvious errors and correct any you may find. (Such as shorted traces etc.). Although numberous quality control checks are done, a slip found now can save many hours of troubleshooting later.
( ) 5. Install the 51 K resistors ( $\mathrm{R} 2-5,12$ ) in their respective locations and solder.
( ) 6. Install the 3.3 K resistor ( Rl ) and solder.
( ) 7. Install the five 47 K resistors (R7-11) in location and solder.
( ) 8. Install the 220 ohm resistor (R6) and solder.
( ) 9. Install CRI and $\mathrm{CR2}(1 \mathrm{~N} 4002)$ and solder. On CRI the band goes DOWN. On CR2 the band goes to the LEFT.
( ) 10. Install CR3 (1N914) and solder. If installed in a normal system the band goes to the RIGHT. If installed in a system equipped with Technical Design Labs' Memory Management board, then the band goes to the LEFT and the lead is soldered into the hole labelled CMW.

NOTE: While soldering the diodes, use as little heat as possible. Also, the lN4002s and lN914 may be discriminated on the basis of physical size. The 1N4002s are larger.
( ) 11. Install all of the low profile sockets in their locations. Note that ALL 14 and 16 pin sockets are oriented with their pin ones DOWN. The 24 pin socket has the pin one to the RIGHT. ALL 22 pin memory sockets have the pin 1 UP. (IC sockets have a notch or chamfer to indicate pin l).
( ) 12. Invert the board and solder all of the pins. Make sure that each socket is flush with the board before you solder - otherwise solder may
flow thru the hole when you solder and short out the pins. This is difficult both to trace and to repair.

NOTE: If the sockets tend to fall out when you invert the board, either bend two diagonally opposite pins on each, or preferably, place a piece of thin, stiff cardboard over all of the sockets and turn the board over holding them in place with the cardboard.
( ) 13. Install the 16 augat pins (J2-17) immediatly above the 24 pin socket. The best way to get them in straight is to slip them onto the pins of an old 16 pin dip IC, then bend the row slightly out from the perpendicular, insert all 8 pins into the holes, solder these 8 and then repeat the process for the remaining 8.
( ) 14. Cut 4 pieces of jumper wire, each $1 \frac{1}{4}$ to $1 \frac{1}{2}$ inches long. Trim $\frac{1}{4}$ " of insulation off of one end of each, and $3 / 16$ ths of insulation off of the other end of each.
( ) 15. Insert the four ends with the 3/l6ths" insulation removed into 4 augat pins and solder each. It's best to place the augat pins into empty IC sockets to hold them erect, then place a clean soldering iron tip alongside the pin, then flow the solder onto the wire and the hole at the top of the pin. Use caution not to melt the socket body or to get solder on the tip of the augat pin.
( ) 16. Insert each of the four $\frac{1}{4}$ " trimmed ends into the four holes marked A,B,C and D above the 16 augat pins and solder.
( ) 17. Insert the 68 pF capacitor (C3) into it's location alongside Ul and solder. Don't bend this over the socket or you won't be able to get the IC in.
( ) 18. Insert the 220 pF capacitor (C5) and solder.
NOTE: The polarity of tantalum electrolytics is usually marked in one of three ways:
a. A + sign next to the voltage rating is usually closest to the + lead.
b. A dot next to a lead indicates that as the + lead.
c. A large dot high on the body of the capacitorwith the dot facing you - the + lead is on the right.
( ) 19. Insert the 33Mf tantalum electrolytic (C2) alongside the heatsink area. Make sure that the polarity is correct. The + lead goes toward the top of the board. Make sure you leave room for the heatsink. Leave the leads a bit long if necessary.
( ) 20. Insert the two 47 mF tantalum electrolytics ( $\mathrm{Cl}, 4$ ) in their respective positions and solder. Make certain that correct polarity is maintained.
( ) 2l. Insert the two 3.3 (or 4.7) mF tantalum electrolytics (C6 and 13) in position and solder. The leads may have to be bent out for proper positioning. Insure correct polarity.
( ) 22. Insert the six . lmF lovolt discs (or 6 black molded .ls) ( 7 to 7 l2) in position and solder.
( ) 23. Insert the thirteen .lmF molded 67 volt caps (C 14 to 26) in position and solder.

NOTE: These MUST be the black molded units. Also, if only a 4 K board is being constructed, install only C 21 to 26, ommitting C14 to 20.
( ) 24. Install the 7905 voltage regulator (U45). bend the leads 90 degrees, insert in the three holes and solder. Keep the body of the regulator off of the PC board.
( ) 25. Bend the leads of the 7805 and the 7812 voltage regulators (U47 and 46 respectively) down 90 degrees about $\frac{1}{4} "$ from the body.
( ) 26. Insert the screws through the board with the heads on the soldering side of the board, and lay the board down on the table. Place the heatsink over the screws with the longer dimension of hole to edge toward the bottom of the board.
( ) 27. Place the 7805 over the bottom screw with it's pins toward the bottom of the board. Place the lockwasher and the nut over the screw and finger tighten. Have the regulator leads go thru the three holes provided.
( ) 28. Place the 7812 over the top of the two screws with its pins toward the top of the board and repeat the above process.
( ) 29. Tighten both screws. Keep the regulators straight when doing this.
( ) 30. Solder the leads on these two regulators.

NOTE: Heatsink compound may be used on these two regulators if desired, but is generally not necessary due to the low power consumption of the board - and thus cool operation.
( ) 31. Install the 4 pin molex connector to the left of the 7905 and solder. If you're using a high-density motherboard it may be necessary to bend these pins down for adequate board to board clearance.
( ) 32. Install a jumper wire between the center pad and " X " or " Y " depending on which 64 K bank the board is to be assigned to. If the Memory Management Board is not in use, solder from center pad to "Y" ONLY.
( ) 33. Trim all leads, including socket pins, down as close to the board as you can using the flat side of diagonal cutters.
( ) 34. Using Tricholrethelyne or some other solvent, plus a stiff $\frac{1}{2}$ inch artist's brush and a clean cloth, clean all residue from the soldering operation off of the board. (When using ANY solvent, NEVER work near an open flame, and ALWAYS work in a WELL ventilated area. The fumes of most solvents are toxic.

NOTE: This is the construction step most often ommitted by the unwise. Cleaning the board throughly will eliminate $95 \%$ of those troublesome "solder splashes" that can cause so much trouble, and make the finding of any that remain a "snap".

Start in a corner, applying the solvent liberally by pouring on and "scrubbing" with the brush. BLOT off the remainder with the cloth before the solvent evaporates. (You can't rub over the rough edges.) Repeat if necessary. Continue until the whole board is VERY clean. For final cleaning of the edge fingers, etc. pour some solvent on the rag and wipe clean.
( ) 35. Install the 4 position mini-dip switch in position and solder. It goes with the number one position toward the bottom of the board. (This is done after cleaning because any rosin flux in the switch from the cleaning operation can ruin the switch.
( ) 36. Now examine the board carefully for solder shorts, cold solder joints, unsoldered leads etc. Correct any errors that you find.
( ) 37. Check the board once more to insure that you have all of the components in the correct locations and that they are correctly oriented where applicable.

You are now ready to continue with the electrical checkout of the board.
( ) 38. Measure the resistances between bus pins 1 and 50, 2 and 50, and 52 and 100. If any of these is Zero, a short circuit is indicated. Locate and correct this.
( ) 39. Insert the board (with no chips other than the regulators installed) in an unoccupied chassis, apply power and measure the voltages at the following locations:
( ) a. between the right hand and center pins of the 7805; should measure +5 volts.
( ) b. between the left hand and center pins of the 7812; should measure +12 volts.
( ) c. between the left hand and right hand pins of the 7905; should measure -5 volts.
( ) d. between pins 7 and 14 of $U 1$ to 11 , and pins 12 and 24 of $U 12$ should measure +5 volts.
( ) e. between pins 22 and 5 of the 22 pin sockets should measure +12 volts. Between pins 22 and 11 should measure +5 volts. Between pins 22 and 1 should measure -5 volts.

If any of the above voltages differ by more than a very small percent from the above specs, check for shorts, cold solder joints, shorted bypass capacitors, shorted or open pull-up resistors, bad power supply components etc. and correct the problem before continuing.
( ) 40. Insert all of the chips except for the memory chips. Refer to the component layout diagram and insure that the chips are correctly located and properly oriented.
( ) 41. Again plug the board into an unpopulated chassis and turn the power on. Recheck the voltages as per step 39. They should remain the same. A significant change probably indicated a chip which is shorted.

NOTE: At this point you should allow the board to remain on for a few minutes and then check to see if any of the chips (other than the regulators) is getting significantly hotter than those around it. Looking for a "hot" chip is a very useful troubleshooting technique. Many times a malfunctioning board can be repaired easily by using this technique to locate a bad chip.
( ) 42. While following the procedure for the handling of MOS devices, insert one memory chip into the slot for U 20 , making sure the chip is properly oriented. (Pin one UP). Insert the "A" plug into the augat pin for address zero (pin 1) The other plugs should be sut. Place the protect switch for bank "A" in the ON position. The others should be off. Place the memory in the chassis along with the processor and no other boards.

NOTE: You are starting by checking only one memory chip because these chips are EXPENSIVE. In small quantities they cost nearly as much as an 8080 processor!
( ) 43. Apply power, reset, and examine memory location zero. Now try alternatly depositing ones and zeros into the memory for bit ZERO. You should be able to cause this light to go on and off.

NOTE: If your system has no front panel you'll have to do this under monitor program control.
( ) 44. If you cannot deposit this bit, recheck the board for any of the possible errors, such as misaligned chips, chips in wrong locations, diodes placed backwards etc etc. If still no luck you probably have an undetected solder short, faulty component or some such.
( ) 45. Once you are successful with step 43, insert the remainder of the memory chips into bank A.
( ) 46. Now try to deposit and deposit next starting with all zeros, then bit one by itself, then bit 2,3 and so on up to bit seven. This determines if the data in and out lines are correctly functioning. A problem here usually indicates that one or more of these lines are shorted, or that the associated chips are either wrongly inserted or bad.
( ) 47. Next try to examine from zero on up - using the examine next switch. This tests that the address lines are in order. A problem here indicates problems similar to the above.
( ) 48. If the above checks out, then proceed to insert the chips in the remainder of the banks which you intend to populate.

This completes construction and mechanical as well a logical operation checkout of the board.



g. MEMORY CHECKOUT

Now that your board is finished it is wise to verify not only that the board is operating normally, but that the memory chips themselves are accurately writing and reading the memory you actually desire. In manufacturing, finding one chip out of a 100 lot being bad is not uncommon. The following is designed to help you verify the accuracy of your memory. Any bad chips returned to Technical Design Labs will be replaced immediatly as per the terms of the warranty.

For those of you whose system is equipped with the ZPU, use of either the ZAP (1K) or ZAPPLE ( 2 K ) monitors is by far the easiest means of running a memory check.

With the ZAP monitor, use of the $J$ command is your easiest means of locating hard memory failures. Simply type the $J$ command followed by the memory block to be tested and hit return. If all is OK, the monitor will perform a line feed and print a period (.).

If one or more bits are bad, the response will be the Address of the bad bit, followed by the bit pattern recorded at that address.

For example, if the monitor responds with:

## ØF77 00100000

this means that the third bit at location $\varnothing$ F77 is bad.
Address $\emptyset$ F77 is in block $A$ (when it's addressed at zero). And the third bit is contained in Ul8. Therefore you may conclude that U18 is at fault. Replace this one with a chip from a higher bank and return it for replacement.

While this test is excellent for the location of "hard" memory failures, it is not a dynamic test, so it is not $100 \%$ definitive. User's of the ZAPPLE monitor have an additional tool at hand which does provide a dynamic test.

With the monitor in use, MOVE the monitor from it's working address to an address contained within the memory being tested. Now use the VERIFY command to verify that the data remained the same. Positive results on this test are a very strong indication that all is well.
(21)

There follows the source code for a memory test program designed to allow a thorough verification of the validity of your memory. This is provided for those who do not have either the ZAP or ZAPPLE monitors available, or as a supplement to these facilities.

A paper tape in absolute hex format is provided with this kit.


| 0103 | 21 O2EC |  | L XI | H,MSGO | ; SIGN ON MESSAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0106 | CD 02dF |  | CALL | TYPE |  |
| 0109 | 21032 E |  | LXI | H,TEMP | ; INITIAL IZE IEMP. VALUES |
| O10C | 3600 |  | MVI | M, 0 |  |
| O10E | 23 |  | INX | H |  |
| 010 F | 3640 |  | MVI | $\mathrm{M}, 40 \mathrm{H}$ |  |
| 01.11 | 0602 |  | MVI | B,2 | ;GET TWO ADDRESSES |
| 0.113 | 210000 | EXPR: | L XI | H, ${ }^{\text {d }}$ |  |
| 0116 | CD 0201 | EXO: | CALL | KBD | ; GE T Parame ters |
| 0119 | 4 F |  | MOV | C, A |  |
| 011 A | CD 0129 | EX1: | CALL | NIBBLE | : CONVERT TO HEXADECIMAL |
| 0110 | DA 0139 |  | JC | EX2 |  |
| 0120 | 29 |  | DAD | H | ; CONVERT TO BINARY |
| 0121 | 29 |  | DAD | H |  |
| 0122 | 29 |  | DAD | H |  |
| 0123 | 29 |  | DAD | H |  |
| 0124 | B5 |  | ORA | L |  |
| 0125 | 6 F |  | MOV | L, A |  |
| 0126 | C3 0116 |  | JMP | EXO |  |
| 0129 | D630 | N IBBLE: | SUI | -0' | ; ASCII TD HEX |
| 012 B | D8 |  | RC |  |  |
| 0120 | FE17 |  | CPI | 'G-10' |  |
| 012 E | 3 F |  | CMC |  |  |
| 012 F | D8 |  | RC |  |  |
| 0130 | FEOA |  | CP I | 10 |  |
| 0132 | 3 F |  | CMC |  |  |
| 0133 | DO |  | RNC |  |  |
| 0134 | D607 |  | SUI | -9.-1 |  |
| 0136 | FEOA |  | CPI | 10 |  |
| 0138 | C9 |  | RET |  |  |
| 0139 | 79 | E X2: | MOV | A, C |  |
| 013 A | CD 02BE |  | CALL | CHK |  |
| 013 D | EB |  | XCHG |  |  |
| 013 E | 05 |  | DCR | B | ;TWO ADDRESSES YET? |
| $013 F$ | C.2 0.113 |  | , NZ | EXPR |  |
| 0142 | 3E4F |  | MVI | A, ${ }^{\text {a }}$ | ;ALL OK |
| 0144 | CD 029E |  | CALL | SEND |  |
| 0147 | 3E4B |  | MVI | A, 'K' |  |
| 0149 | CD 029E |  | CALL | SEND |  |
| 014 C | CD 02B4 |  | CALL | CRLF |  |
|  |  | D |  |  |  |
| $\begin{aligned} & 014 \mathrm{~F} \\ & 0150 \end{aligned}$ | $\begin{aligned} & \text { E5 } \\ & 36 \mathrm{AA} \end{aligned}$ | DOIT: | PUSH | ${ }_{\text {H }}^{\text {M, OAAH }}$ | : 10101010 PATTERN |
| 0152 | 23 |  | INX | H |  |
| 0153 | 3655 |  | MVI | M, 55 H | ;01010101 PATTERN |
| 0155 | CD 0249 |  | C ALL | HILO | :RANGE SATISFIED YET? |
| 0158 | D2 0150 |  | JNC. | .. 1 |  |
| 015B | CD 023C |  | CALL | DEL AY | ; BITS ARE TRICKY AT TIMES |
| O15E | E1 |  | POP | H | ; RESTORE START POINTER |
| 015 F | E5 |  | PUSH | H | ;SAVE IN STACK |
| 0160 | 3EAA | ..2: | MVI | A,OAAH |  |
| 0162 | 46 |  | MOV | B, M | ;PICK UP MEMORY BYTE |
| 0163 | B8 |  | CMP | B | ; NOW VERIFY MEMDRY |
| 0164 | C4 024F |  | CNZ | ERROR | ; TELL IF BAD |
| 0167 | 23 |  | INX | H |  |


| 0168 | $3 E 55$ |  | MVI | A, 55 H |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 016 A | 46 |  | MOV | B, M |  |
| 016 B | B8 |  | CMP | B |  |
| 016 C | C4 024F |  | CNZ | ERROR |  |
| 016 F | CD 0249 |  | CALL | HILO | ; RANGE TEST |
| 0172 | D2 0160 |  | JNC | . 2 |  |
| 0175 | E1 |  | POP | H |  |
| 0176 | E5 |  | PUSH | H |  |
| 0177 | 3655 | ..3: | MVI | M, 055 H | ;REVERSE (CHECKERBOARD) |
| 0179 | 23 |  | INX |  |  |
| 017A | 36AA |  | MVI | M, OAAH |  |
| $017 c$ | CD 0249 |  | CALL | HILO |  |
| 017 F | D2 0177 |  | JNC | .. 3 |  |
| 0182 | CD 023C |  | CALL | DEL AY |  |
| 0185 | EI |  | POP | H |  |
| 0186 | E5 |  | PUSH | H |  |
| 0187 | 3 E 55 | ..4: | MVI | A,55H |  |
| 0189 | 46 |  | MOV | B, M |  |
| 018A | B8 |  | CMP | B |  |
| 018 B | C4 024F |  | CNZ | ERROR |  |
| 018 E | 23 |  | INX | H |  |
| 018 F | 3EAA |  | MVI | A,OAAH |  |
| 0191 | 46 |  | MOV | B, M |  |
| 0192 | B8 |  | CMP | B |  |
| 0193 | C4 024F |  | CNZ | ERROR |  |
| 0196 | CD 0249 |  | CALI | HILO |  |
| 0199 | D2 0187 |  | NNC | .$^{4}$ |  |
| 0190 | El |  | POP | H |  |
| 0190 | E5 |  | PUSH | H |  |
| O19E | 36FF | . 5 : | MVI | M, OFFH | ; ALL ONES |
| OIAO | CD 0249 |  | CALL | HILO |  |
| 0143 | D2 019E |  | JNC | . 5 |  |
| 0146 | CD 023C |  | CALL | DEL AY |  |
| 01 A9 | EI |  | POP | H |  |
| 01 AA | E5 |  | PUSH | H |  |
| 01 AB | 3EFF | ..6: | MVI | A, OFFH |  |
| OIAD | 46 |  | MOV | B, M |  |
| $014 E$ | B8 |  | CMP | 8 |  |
| 01 AF | C4 024F |  | CNZ | ERROR |  |
| 0182 | CD 0249 |  | CALL | HILO |  |
| 0185 | D2 01AB |  | JNC | . 6 |  |
| 0188 | E1 |  | POP | H |  |
| 0189 | E5 |  | PUSH | H |  |
| 01 BA | OEOO |  | M VI | c,0 | ;SE@uENTIAL NUMBERS IEST |
| O1BC | 71 | . 7 7: | MOV | M, C | :START WITH ZERO |
| $018 D$ | OC |  | INR | C |  |
| OIBE | CD 0249 |  | CALI | HILO |  |
| 01 Cl | D2 01BC |  | JNC | $\ldots 7$ |  |
| 0164 | CD 023C |  | CALL | DELAY |  |
| 0107 | E1 |  | POP | H |  |
| 0108 | E5 |  | PUSH | H |  |
| 0169 | OEOO |  | MVI | C. 0 |  |
| 01 CB | 79 | ..8: | MOV | A, C |  |
| O1CC | OC |  | INR | C |  |
| 01 CD | 46 |  | MOV | B, M |  |


| OICE | B8 |  | CMP | B |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 01 CF | C4 024F |  | CNZ | ERROR |  |
| 0102 | CD 0249 |  | CALL | HILO |  |
| 0105 | D2 O1CB |  | JNC | . 8 |  |
| 0108 | EI |  | POP | H |  |
| 0109 | E5 |  | PUSH | H |  |
| O1DA | 74 | . . $9:$ | MOV | M, H | ; PAGE DECODING TEST |
| 01 DB | 24 |  | INR | H |  |
| O1DC | CD 024A |  | CALL | HILO+1 | ;JUST INCREMENT H REG |
| O1DF | D2 O1DA |  | JNC | . . 9 |  |
| O1E2 | CD 023C |  | CALL | DELAY |  |
| O1E5 | E1 |  | POP | H | ' |
| OIE6 | E5 |  | PUSH | H |  |
| OIE7 | 7 C | . . A | MOV | A, H |  |
| O1E8 | 46 |  | MOV | B, M |  |
| OIE9 | B8 |  | CMP | B |  |
| OIEA | C4 024F |  | CNZ | ERROR |  |
| OIED | 24 |  | INR | H |  |
| OIEE | CD 024A |  | CALL | HILO+1 |  |
| O1F1 | D2 O1E7 |  | JNC | - ${ }^{\text {A }}$ |  |
| O1F4 | E1 |  | POP | H |  |
| $01 F 5$ | E5 |  | PUSH | H |  |
| O1F6 | 7E | -. B: | MOV | - A,M | ;FAST COMPLIMENT \& IEST |
| O1F7 | 2F |  | CMA |  |  |
| $01 F 8$ | 77 |  | MOV | M, A |  |
| 01 F9 | 46 |  | MOV | B, M |  |
| 01 FA | B8 |  | CMP | B |  |
| . O1FB | C4 024F |  | CNZ | ERROR |  |
| O1FE | 3600 |  | MVI | M, 00 | ;ZERO MEMORY TEST |
| 0200 | CD 0249 |  | CALL | HILO |  |
| 0203 | D2 01F6 |  | JNC | . . ${ }^{\text {B }}$ |  |
| 0206 | CD 023C |  | CALL | DEL AY |  |
| 0209 | E1 |  | POP | H |  |
| 020A | E5 |  | PUSH | H |  |
| O20B | AF | -.C: | XRA | A | ; IES F FOR STILL ZERO |
| O20C | 46 |  | MOV | B, M |  |
| O20D | B8 |  | CMP | B |  |
| O20E | C4 024F |  | CNZ | ERROR |  |
| 0211 | CD 0249 |  | CALL | HILO |  |
| 0214 | D2 020B |  | JNC | .. C |  |
| 0217 | CD 022D |  | CALL | S.TOP | :SEE IF CONSOLE WANI ID ABORT |
| 021 A | 21 032F |  | L XI | H, TEMPO | ;PICK UP COUN.IER |
| 021D | 7E |  | MOV | A, M |  |
| 021 E | E607 |  | AN I | 7 |  |
| 0220 | F630 |  | ORI | '0' | :COUNT OF THE NUMBER OF |
| 0222 | CD O29E |  | CALL | SEND | ; TIMES THROUGH THE MEMORY |
| 0225 | 34 |  | INR | M |  |
| 0226 | FC 02B2 |  | CM | L INE | : CRLF EACH 64 CHARACTER |
| 0229 | El |  | POP | H |  |
| 022A | C3 014F |  | JMP | DOIT | ;DO ALL OF THIS AGAIN |
|  |  | ; |  |  |  |
|  |  | ; | <SUBR | IINES> |  |
|  |  | ; |  |  |  |
| 0.22D | DBOO | STOP: | IN | STAT | ;SEE IF CONSOLE WAN IS TO SIDP |
| 022F | E601 |  | ANI | TIDA |  |


| 0231 | CO |  | RNZ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0232 | DBO 1 |  | IN | DATA |  |
| 0234 | E67F |  | AN I | 7FH |  |
| 0236 | FEO3 |  | CP I | 3 | :CONTROL-C |
| 0238 | CO |  | RNZ |  |  |
| 0239 | C3 0100 |  | JMP | STARI | ; INSERT A MONITOR JMMP IERE |
| 023C | 26FF | DEL AY ${ }^{\text {a }}$ | MV.I | H, OFF H | ;CAN BE SHORTENED IF TESTING |
| 023E | 2EFF | DELO: | MVI | L, OFFH | ; LARGE AMOUNTS OF MEMORY |
| 0240 | 2D |  | DCR | L |  |
| 0241 | C2 0240 |  | JNZ | . -1 |  |
| 0244 | 25 |  | DCR | H |  |
| 0245 | C2 023E |  | JNZ | DELO |  |
| 0248 | C9 |  | RET |  |  |
| 0249 | 23 | HILO: | IN X | H |  |
| 024A | 7B |  | MOV | A, E |  |
| 024B | 95 |  | SUB | L |  |
| 024C | 7A |  | MDV | A, D |  |
| 024D | 9 C |  | SBB | H |  |
| 024E | C9 |  | REI |  |  |
|  |  | : |  |  |  |
| 024F | F5 | ERROR: | PUSH | PSW | ;SAVE TEST BYTE |
| 0250 | 3A 032E |  | LDA | TEMP | \&SEND MESSAGE? |
| 0253 | B7 |  | ORA | A |  |
| 0254 | C2 0263 |  | JNZ | . . NO | ; NO |
| 0257 | 2F |  | CMA |  |  |
| 0258 | 32 O32E | . | STA | TEMP | ; MESS AGE SENT |
| 025B | E5 |  | PUSH | H |  |
| 025C | 21 O30C |  | LXI | H,MSG |  |
| 025F | CD 02DF |  | CALL | IYPE |  |
| 0262 | El |  | POP | H |  |
| 0263 | 7 C | ..NO: | MOV | A, H | ;SEND HIGH BY.TE OF ADDRESS |
| 0264 | CD 0280 |  | CALL | WRIT2 |  |
| 0267 | 7D |  | MOV | A, L | ; AND LOW BYTE |
| 0268 | CD 028D |  | CALL | WRIT2 |  |
| 026B | CD 02AA |  | CALL | BLK | : SPACE OVER |
| 026 E | F1 |  | POP | PSW | ;GET IEST BY.TE |
| 026F | F5 |  | PUSH | PSW | ;SAVE AGAIN |
| 0270 | CD 028D |  | CALL | WRIT2 | ; PR INT IT |
| 0273 | CD 02AA |  | CALL | BLK |  |
| 0276 | Fl |  | POP | PSW | ;GET BY.TE BACK |
| 0277 | A8 |  | XRA | B | ;GET BAD BIT LOC. |
| 0278 | 0608 |  | MVI | B, 8 | ; NUMBER OF BITS/BYTE |
| 027A | 17 | . ${ }^{\text {B I I }}$ | RAL |  | ; SET/RESET CARRY |
| 027B | F5 |  | PUSH | PSW | ;SAVE THE BAD BITS |
| 027C | 3E18 |  | MVI | A, $(100)$ |  |
| 027E | 8 F |  | ADC | A | ; MAKE 'O' OR '1' |
| 027F | CD O29E |  | CALL | SEND |  |
| 0282 | F 1 |  | POP | PSW | ; GET BAD BYTE |
| 0283 | 05 |  | DCR | B |  |
| 0284 | C2 027A |  | JNZ | . . BIT | ; PUMP -EM OUT. |
| 0287 | CD 02B4 |  | CALL | CRLF |  |
| 028A | C3 022D |  | JMP | STOP | ;SEE IF CONSOLE WAN IS TO S.IOP |
| 028 D | F5 | WRIT2: | PUSH | PSW | ; BINARY TO ASCII HEX |
| 028E | OF |  | RRC |  |  |
| 028F | OF |  | RRC |  |  |


| 0290 | OF |  | RRC |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0291 | OF |  | RRC |  |  |
| 0292 | CD 0296 |  | C ALL | . .1SI |  |
| 0295 | F1 |  | POP | PSW |  |
| 0296 | E60F | . . IST: | ANI | OFH | ; THIS DAA IS CUTE |
| 0298 | C690 |  | ADI | 9 OH |  |
| 029A | 27 |  | DAA |  | ; ( THANKS, INTEL) |
| 029B | CE40 |  | AC I | 4 OH |  |
| 029D | 27 |  | DAA |  |  |
| O29E | F5 | i | PUSH | PSW | : MA IN TELETYPE OUTPUT |
| 029F | DB00 | . .S: | IN | STAT |  |
| 02A1 | E680 |  | AN I | TTBE |  |
| 02A3 | C2 029F |  | JNZ | - S |  |
| 02 A 6 | F1 |  | POP | PSW |  |
| 02 A 7 | D301 |  | OUT | DATA |  |
| 02A9 | C9 |  | REI |  |  |
| 02 AA | 3E20 | BLK: | M VI | A,' ' |  |
| 02 AC | CD O29E |  | CALL | SEND |  |
| 02AF | C3 029E |  | JMP | SEND |  |
| 02B2 | 3640 | L.INE: | MVI | $\mathrm{M}, 4 \mathrm{OH}$ | ;RESET TES T COUNTER |
| 02B4 | 3E0D | CRLF: | M VI | A, CR | ;CRLF ON CONSOLE |
| 02B6 | CD 029E |  | CALL | SEND |  |
| 02B9 | 3EOA |  | MVI | A, LF |  |
| 02BB | C3 O29E |  | JMP | SEND |  |
| 02BE | FE2C | $\stackrel{\dot{\mathbf{C}}}{\mathrm{C}} \mathrm{HK}$ | CP I | ',' | ;SPACE OR CDMMA BETWEEN ADDR |
| 02C0 | C8 |  | RZ |  |  |
| 02 Cl | FE20 |  | CPI | , |  |
| $02 \mathrm{C3}$ | C8 |  | RZ |  |  |
| $02 \mathrm{C4}$ | FEOD |  | CPI | CR | ; IERM IN ATION? |
| 02C6 | C2 0100 |  | JNZ | START | ; HHMMM.... |
| 02C9 | 78 |  | MOV | A, B |  |
| 02CA | 3D |  | DCR | A |  |
| 02 CB | C2 0100 |  | JNZ | START | ; TOO MANY OR TOO FEW PARAMS |
| O2CE | C3 02B4 |  | JMP | CRLF |  |
| 02D1 | DB00 | ; ${ }_{\text {KBD }}$ | IN | STAI | ;MAIN TELETYPE INPUT ROUTINE |
| 02D3 | E601 |  | ANI | TIDA |  |
| 02D5 | C2 0201 |  | JNZ | KBD |  |
| $02 \mathrm{D8}$ | DBO1 |  | IN | DATA |  |
| 02DA | E67F |  | AN I | 7 FH | ; CLR PARITY |
| 02DC | C3 029E |  | JMP | SEND | : ECHD INPUT |
|  |  | \% |  |  |  |
| 02DF | CD 022D | TYPE: | CALL | S.IDP | ; TEST FOR AN ABORT |
| O2E2 | 7E |  | MOV | A, M | ; MESSAGE SENDER ROUTINE |
| 02E3 | B7 |  | ORA | A |  |
| 02E4 | C8 |  | RZ |  |  |
| 02E5 | CD 029E |  | CALL | SEND |  |
| 02E8 | 23 |  | INX | H |  |
| 02E9 | C3 02DF |  | JMP | TYPE |  |
|  |  | ; |  |  |  |
|  |  | ; | <MESS AGES> |  |  |
|  |  | ; |  |  |  |
| O2EC | ODOA | MSGO: | . BYTE | CR,LF |  |


| O2EE | 4D454D4F52 |  | . ASCII | 'MEMORY TEST VER. $1.0^{\prime}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0302 | ODOA |  | . BYTE | CR,L |  |  |
| 0304 | 52414E4.745 |  | .ASCII | - RAN | - |  |
| 030B | 00 |  | . BY TE | 00 |  |  |
| 030C | ODOA | MSG: | - BYTE | CR,LF |  |  |
| O30E | 4144445220 |  | . ASCII | , AD | IEST 76543210 | -BAD |
| 032B | ODOAOO |  | .BYTE | CR, |  |  |
|  |  | ; |  |  |  |  |
| 032E | 00 | TEMP: | . BY TE | $\stackrel{0}{0}$ | : COUNTER |  |
| 032F | 40 | TEMPO: | . BYTE |  |  |  |
| 0344 |  | STACK= | . +20 |  |  |  |
|  |  |  |  |  |  |  |
|  |  | .END |  |  |  |  |


| BLK | 02 AA | CHK | 02BE | CR | OOOD | CRLF | 02B4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA | 0001 | DELO | 023E | DELAY | 023C | D.IT | 014 F |
| ERROR | 024F | EXO | 0116 | EXI | 011 A | EX2 | 0139 |
| EXPR | 0113 | HILO | 0249 | KBD | 02D1 | LF | 000A |
| LINE | 02B2 | MSG | 030C | MSGO | 02EC | NIBBLE | 0129 |
| SEND | 029E | STACK | 0344 | START | 0100 | STAT | 0000 |
| STOP | 022D | IEMP | 032E | TEMPO | 032F | ITBE | 0080 |
| TTDA | 0001 | IYPE | 02DF | WR IT2 | 028D |  |  |

3. GENERAL INFORMATION
a. CUSTOMER SERVICE

Customer service falls into two broad categories:

1. Equipment troubleshooting
2. User applications counseling

In the case of equipment troubleshooting when you wish to return the unit for factory service, the following procedure should be adhered to whether the unit is under warranty or not.

1. Write up the exact symptoms of the problem. Give exact details of what you observed, what you noticed, what you were doing when the problem was first noticed, etc.
2. Describe the system you had in operation when the problem developed. Note the kind of mainframe, accessory boards in use, program being run, switch positions, peripheral connections etc. Also note if the other boards appear to be functioning normally.
3. Describe what you have done to try and handle the problem, Please be as specific as possible.
4. Pack the unit well ( you would be wise to keep the shipping carton and materials this unit came in for this possibility.) and return it postpaid to Technical Design Labs.
5. If the unit is NOT under warranty, enclose an authorization to repair and bill to whatever dollar limit beyond which you would want to be informed before we continue.
6. If the unit is under warranty, it will be treated as per the conditions as laid out in the warranty.

In the case of user applications counseling, the service is generally free of charge. This service is designed to aid you in applications where your own ability or experience is not sufficient to provide the answer. This is not intended to provide a borad educational service of a general nature. Rather it is designed to answer specific applications problems where a "how to: may not be clear
to a less than very experienced computerist. If your questions are specific, you will receive an answer as quickly as possible.

For questions of a more general nature, such as those that might repeat from many users, or for items which we feel would be of interest to a broader public, such will be printed up and distributed as part of the $\mathrm{z}-80$ users' group Newsletter which has been established. The newsletter will publish any information on program development, novel computer applications, hardware configurations etc. which fall into the above broad interest category. We hereby solicit any such submissions as you may wish to provide.

It is not currently possible to offer aid other than of a general nature in the debugging of user prepared software. We will however be glad to offer advice when feasible.

A software library is currently being established for your use, and if you have any software whcin you feel would benefit others, please feel free to submit this for our inclusion.

Listings of available software will be published in the Users Group Newsletter.
b. WARRANTY

TECHNICAL DESIGN LABS INC., in recognition of its responsibility to provide quality components and adequate instructions for their proper use and assembly, warrants it's products as follows:

All components sold by Technical Design Labs Inc., (hereinafter referred to as TDL) are first quality prime and are procured from reputable distributors and/or factories and their representatives, and any part which fails because of defects in manufacture or material will be replaced at no charge for a period of 3 months for kits, and one year for assembled products following the date of purchase measured from the date of receipt. For replacement, the defective part must be returned to TDL postpaid within the warranty period.

Any malfunctioning unit or subunit, purchased as a kit and returned to TDL within the 3 month warranty period, which in the judgement of TDL has been constructed with care, and has not been subject to electrical or mechanical abuse, will be restored to proper operating condition or replaced at TDL's discretion and returned, with a minimal charge to cover postage.

Any units or subunits purchased as a kit and returned to TDL within the 3 month warranty period, which in the opinion of TDL is not covered by the above conditions will be repaired and returned at a cost commensurate with the work required. In no case will this charge exceed $\$ 30.00$ without prior notification and approval of the owner.

Any unit or subunit, purchased as assembled units are guaranteed to meet the specifications in effect at the time of manufacture for a period of at least one year following purchase. These units are additionally guaranteed against defects in materials or workmanship for the same one year period. All warranted factory assembled units returned to TDL postpaid will be repaired and returned without charge providing only that no evidence of electrical or mechanical abuse exists.

This warranty is made in lieu of all other warranties expressed or implied and is limited in any case to the repair or replacement of the unit or subunit involved.

TIMING DIAGRAMS


Figure 1 - Read Cycle


Figure 2 - Write Cycie
22 PIN DUAL IN-LINE

CERAMIC
PACKAGE DIMENSIONS

ABSOLUTE MAXIMUM RATINGS (See Note 1) (Referenced to GND)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltages | VDD | -.5 to +15 | Vdc |
|  | $V_{\text {RF }}$ | -.5 to +7 | Vdc |
|  | $V_{S X}$ | +. 5 to -7 | Vdc |
| Input \& Output Voltages (Except Chip Select) | $v_{1}, v_{0}$ | $\mathrm{V}_{S X^{10}}{ }^{10} 15$ | Vdc |
| Chip Select Input Voltage | $\mathrm{V}_{\text {cS }}$ | $V_{S x}{ }^{\text {to }}+15$ | Vdc |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.6 (Note 2) | W |
| Operating Ambient Temperature Range | TAMB | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | - | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.
NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CON. DITIONS. Exposure to higher than recommended or maximum voltages for extended periods of time could affect device reliability
NOTE 2: At $25^{\circ} \mathrm{C}$ ambient. Derate $13.5 \mathrm{~m} w /{ }^{\circ} \mathrm{C}$.

RECOMMENDED OPERATING CONDITIONS TAMB $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Parameter | Symbal | Min | Nom | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDO | 11.4 | 12.0 | 12.6 | Vdc |
| Output Reference Voltage | $V_{\text {RF }}$ | 4.75 | 5.0 | 5.25 | Vdc |
| Substrate Voltage | $\mathrm{V}_{\text {SX }}$ | -4.5 | -5 | -5.5 | Vdc |
| Input High Level | $\mathrm{V}_{\text {IH }}$ | 3 | - | 5.25 | Vdc |
| Input Low Level | $\mathrm{V}_{\text {IL }}$ | 0 | - | 0.8 | Vdc |
| Chip Select High Level | $\mathrm{V}_{\mathrm{CH}}$ | $\mathrm{V}_{\text {DD }}-3$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DD }}+3$ | Vdc |
| Chip Select Low Level | $\mathrm{V}_{\mathrm{CL}}$ | 0 | - | 0.5 | Vdc |

DC ELECTRICAL CHARACTERISTICS (Full Operating voltage \& temperature range unless otherwise noted)

| Characteristics | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current | IIN | 0 | $\pm 10$ | $\pm 100$ | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{~N}}=0.5 \mathrm{~V}$ or 5.0 V |
| Chip Select Input Current | ${ }^{\text {ICS }}$ | - | $\pm 10$ | $\pm 100$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CS}}=0.5 \mathrm{~V}$ or 12 V |
| Output "Low" Voltage | VOL | - | 0.3 | 0.5 | Vdc | $1 \mathrm{O}=2.0 \mathrm{~mA}$ Fig. 5 |
| Output "High" Voltage | VOH | 2.7 | 3.5 | VRF | Vdc | $\mathrm{I}^{\circ} \mathrm{O}=500 \mu \mathrm{~A}$ Fig. 5 |
| Output Current (Unselected) | 100 | - | - | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{OL}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}=+12 \mathrm{~V}$ |
| Supply Current (Selected and Averaged over one cyclel $\begin{aligned} C S W & =215 \mathrm{nsec} \\ T C & =400 \mathrm{nsec} \end{aligned}$ <br> For Other Conditions, See Figure 3 | ${ }^{1} \mathrm{DD}$ | - | 36 | 50 | mA | $\begin{aligned} V_{D O} & =+12 \mathrm{~V} \\ V_{\text {RF }} & =+5 \mathrm{~V} \\ V_{S X} & =-5 \mathrm{~V} \\ T_{\text {AMB }} & =25^{\circ} \mathrm{C} \end{aligned}$ |
| Supply Current (Unselected) $\mathrm{T}_{\text {AMB }}=25^{\circ} \mathrm{C}$ | 'ODU | - | 2 | 5 | mA | $=+12 \mathrm{~V}$ |
| Supply Current (Unselected) $T_{\text {AMB }}=70^{\circ} \mathrm{C}$ | IODU | - | 4.5 | 15 | mA | $V_{R F}=+5 \mathrm{~V}$ |
| Substrate Current | ${ }^{\prime} \mathrm{SX}$ | - | -2.2 | -3 | mA | $V_{S X}=-5 \mathrm{~V}$ |
| Reference Supply Current | IRF | - | 50 | 100 | $\mu \mathrm{A}$ | $\mathrm{VCS}=12 \mathrm{~V}$ |
| Standby Current at Reduced Voltages $\mathrm{T}_{\text {AMB }}=25^{\circ} \mathrm{C}$. | IDDS | - | 0.8 | 2 | mA | $\begin{aligned} & V_{C S}=4 V \text { to } 15 \mathrm{~V} \\ & V_{D D}=4 V \end{aligned}$ |
| $\begin{aligned} & \text { Standby Current at Reduced Voltages } \\ & \qquad T_{A M B}=70^{\circ} \mathrm{C} \end{aligned}$ | IDOS | - | 1.8 | 6 | mA | $\begin{aligned} & V_{S X}=-5 V \pm 10 \% \\ & V_{R F}=O V \end{aligned}$ |

## AC ELECTRICAL CHARACTERISTICS (Full Operating Voltage and Temperature Range Unless Otherwise Noted)

| Characteristics | Symbol | Min | Typ | Max | Unit | Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Chip Select Read Pulse Width | TCSR | 215 ns | - | 1 ms | - | 1 |
| Chip Select Write Pulse Width | $\mathrm{T}_{\text {CSW }}$ | 215ns | - | 1 ms | - | 2 |
| Chip Select Rise and Fall Time | ${ }^{\text {T }}$ CR, ${ }^{\text {T }}$ CF | - | 10 | 50 | ns | $1 \& 2$ |
| Set Up Time | $\mathrm{T}^{\text {P }}$ | 0 | - | - | ns | $1 \& 2$ |
| Access Time | $\mathrm{T}_{\text {A }}$ | - | - | 215 | ns | 1 |
| Cycle Time, $T_{C R}=T_{C F}=10 \mathrm{~ns}$ (Read or Write) | $\mathrm{T}_{\mathrm{C}}$ | 400 | - | - | ns | $1 \& 2$ |
| Data Hold Time | ${ }^{T} \mathrm{H}$ | 100 | - | - | ns | 1\&2 |
| Output Recovery Time | TDR | 10 | 15 | - | ns | 1 |
| Read Recovery Time | TCRR | 150 | - | - | ns | 1 |
| Write Recovery Time | TCWR | 150 | - | - | ns | 2 |

CAPACITANCE (Over Full Temperature Range and Worst Case Voltage Conditions)

| Characteristics | Symbol | Min | Typ | Max | Unit | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance (Except Chip Select) | $\mathrm{C}_{\mathrm{IN}}$ | - | 6 | - | pF | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |
| Input Capacitance Chip Select | $\mathrm{C}_{\mathrm{CS}}$ | - | 20 | - | pF | $\mathrm{V}_{\mathrm{CS}}=12 \mathrm{~V}$ or 0 V |
| Output Capacitance | $\mathrm{CO}_{\mathrm{O}}$ | - | 8 | - | pF | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  |  | $\mathrm{~V}_{\mathrm{CS}}=12 \mathrm{~V}$ |

## DEVICE OPERATION

## Basic Operation

The 4096 static bits of memory are organized in an array of 64 rows by 64 columns. The memory cells are loaded or interrogated by simultaneously decoding the $X$ address $A_{0}$ through $A_{5}$ for the rows (see Block Diagram) and the $Y$ address $A_{6}$ through A11 for the columns. Each column contains a presense amplifier, the outputs of which are "OR-ed" and connected to the output TTL buffer. Each bit or memory cell is a standard flip flop consisting of $R_{1}, R_{2}, Q 2 D$, and Q4D with two access devices Q1D and Q3D (See Figure 4). The load resistors $R_{1}$ and $R_{2}$ are 60 megohms typical and connect to the VDD supply. Q1D and Q3D are used to connect the cell to the sense lines whenever the $X$ access line is high. In the read mode the cell pulls one of the sense lines low from its normally high state. The selected presense circuit detects the differential voltage on the sense lines and amplifies it. In the write mode one sense line is forced low by the presense circuit and the selected cell assumes the state of the sense lines.

## Chip Select

The Chip Select controls the operation of the memory. When the Chip Select input is high the input address buffers, decoders, sensing circuits and output stages are held in the "off" state and power is supplied only to the memory elements. When the Chip Select input is pulled low, the memory is enabled. The Chip Select negative going edge clocks the TTL logic level addresses R/W, and data input into " $D$ " type flip flops, and enables the output stage.

## Data Output

While Chip Select is high, the output is high impedance to allow "wire-or" connections. When Chip Select goes low, the output data will be presented within the specified access time, and will remain until Chip Select goes high again. The output data signal is specified to drive any TTL series with good noise immunity at a fan-out of 1 . Output data is inverted with respect to the input data.


Figure 4. MEMORY CELL



Figure 3. OPERATING IDD AS A FUNCTION OF CYCLE TIME


