




.

Fig. 8-1 System Assembly, Interconnect Diagram (I-2-78)














Fig. 8-4 Bezel Assembly, Model 2, Exploded (306000E)


Δ I 1


















Fig. 8-11 Controller PCB, Schematic (301002E)

)( *		688	2 6420			( <b>4</b> ) 3		00
	10 10 10 10 10 10 10 10 10 10 10 10 10 1	1 I I I 1 I I I I I I I I I I	4 7 7 4 4 7 7 8 7 7 8	ж 4 0 0 0 0 0 0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1100 K 100 K	TEXT * INATED LT0 +5V		STNG ERROR
		ē ē ē	<u></u>		<u> </u>	ри 19 19 19 19 19 19 19 19 19 19 19 19 19	5 5 5 10 10 10 10	is is ₽ ₽
				U.		時代 1997年1997日 1997 1997		
				``		RACH OF		
						*		

14	PELETED				
N TABLE	0321			- 15	



POWER SUPPLY



	REF.         Designation Table           First used         Last used         Not used         P           U         USS         Not used         P         P           Fi         RS         P         P         P           P         P4         C         C         C	NOT USED	DELETED
<u>ر</u> جا			
		JI-15	





Fig. 8-12 Formatter PCB, Schematic (301005D)

•





NOTES:


₹ Ø


Fig. 8-13 Regulator PCB, Schematic (302002A)

.









AND 2-3

S. MARK WITH PT PART NUMBER

6 0

OUT (LO HERE SELECTS) (8)

Po ±

NPUT 26 INPUT 26 LO LO

⊡ = =

ΞŦΞ

Ŧ 7 E

<u>()</u>

/×-6

1. GET A 741537 2. Cut off Pins 1,2,6 3. Beno uf Pins 9,11 & cannect them together 4. Remove Previous Nomenclature

3 ALWAYS LO

 $^{\odot}$ 

INPUT 26

 $\textcircled{1}{2}$ 

) (E)

୭

ً⊘

11PUT 26

TO MAKE THIS DEVICE


٢


<del>Q</del> ×


Ð

ן אר ל

d dual floppy disc drive containing this relector in un will respond as units 2 4 3


















AND 6-7"

1. GET A 744551 2. Cut off Pins 1, 6, 9 3. Remove Previous nomenclature 4. Mark with PT Part number


TO MAKE THIS DEVICE




















to Make This Device 1. Get a 741527 2. Cut off Mu 4	4. BEND UF FINS 9. REND UF FINS 9. REND REND RENS 9. NARK WITH FIT	
The strange is		

ouT	10	Lo L	H	٢٥	
INPUT 24	10	Ŧ	<i>c</i> 7	Ŧ	
INPUT 28	L0	ro L	нг	μ	




Fig. 8-16 Pin-to-Pin Signal Flow Diagram (I-2-78)

Section 3, Unpack-

nts,	2)	INDI- CATOR PANEL	х	Х	×	1	Х	I	x	ł	×	I	×	×	I	I		х	1	1			s are roller	onal.	this	
Assignme	Model ground.	DRIVE P1	×	Х	x	×	Х	×	x	×	×	×	×	х	×	×	х	×	×	x	۸		red pin to cont	directi	ted on	:
-to-Pin A	300011, jins are	CON- TROLLER P2	×	X	x	х	Х	х	X	Х	×	×	х	x	×	х	×	Х	x	×		•	odd numbe *+ cable	l are uni	: are lis	

	ЪЗ	_	pun
	ter	4	дго
in	rmat	an(	are ground.
Numerical Pin-to-Pin	Controller P3/Formatter	301007, Model 2 and	numbered pins
t-n	Ъ́	ode	ц Ц
Ρi	ler	ž	red
cal	ro1	7,	пbе
eri.	ž	010	Inu
Jume	ŭ	ы К	odd
	ts,	sγ.	ч Ч
8-1	men	AS	All
بە	dn b	ole	••
Table 8-1	Assignments,	(Cable Assy.	Note:
Ч	кЦ,	~	4

# NId	SIGNAL NAME	DTN V	
2	R/W		SIGNAL
4	ORE.TC	7	-DISK SELECT 1
9	SYNC ERROR	4	HEAD 1
ß	-SEPARATED INDEX	9	-READY 1
10	OVER INDEX	8	-SEPARATED INDEX
12	FIFO QS	10	-SEEK COMPLETE
14	TEXT	12	-RESTORE
16	DATA	18	-LOAD HEAD Ø
18	HOLD	20	-SEPARATED SECTOR
20	-SEPARATED SECTOR	22	-ready Ø
22	RCLOCK	24	-SPINDLE MOTOR
24	CRCERR		ENABLE
26	CLOCK D	26	-DRIVE SELECT 2
28	WRITE	28	-DRIVE SELECT 1
30	CROSSOVER	34	-INWARD MOTION
32	RSECT	36	
34	DMAOFF	38	-WRITE DATA
36	MAIN CLOCK	40	-WRITE GATE
38	-WRITE DATA	48	-SEPARATED DATA
40	CLOCK 2	50	-SEPARATED CLOCK
42	RMC		
44	RDATA		
46	SET HOLD ROST		
48	-SEPARATED DATA		
50	-SEPARATED CLOCK		

1

 $\times$ 

 $\times$ 

x x

 $\times$ 

×  $\times$ ×  $\sim$  $\times$ × ×  $\sim$ 

×

1 1 × 1

×

 $\times$ 

X

 $\times$   $\times$   $\times$ 

## \*NOTES

for numerical pin-to-pin assignments. and 7-7 8-1, 8-2 See Table **.** 

.

- Some indicator panel pins are grounded by the interconnect cable to controller are panel, all odd numbered pins indicator controller, formatter, drive, and Among the ground. ground. 2.
- For system wiring see Fig. 8-10, System Wiring Diagram. с,
- Signals among the controller, formatter, drive and indicator panel are unidirectional. 4.
  - are listed on this Only those signal/pins on the CPU which are used by the controller drawing. പ്
- (See Section 3, Unpack-Pl and P2 on the formatter are alternative DC power sources. ing and Assembly Tips.) 9.

Numerical Pin-to-Pin Assignments, 5 ground Model Controller/Drive/Indicator/Panel (Cable Assys. 301009 and 300011, All odd numbered pins are Table 8-2 Note:

CATOR

DRIVE

TROLLER

CON-

Ρl

 $\mathbf{P2}$ 

× × ×

 $\approx$  $\times$  $\approx$ 

× × × × × ×

×  $\times$  $\times$ × ×

> $\times$ × × ×


> > SECTOR

1

 $\approx$ 

×  $\times$ 

-IUNI



System Block Diagram (I-3-78) Fig. 8-17

	<u> </u>	TAULE OF A MEY OUNTROOM AUTOMATICATION (The encircled key numbers refer to matching ) System Block Diagram.)	runctional proce prayram to matching numbers on Fig. 8-17,	CONTROLLER	- <u>SEPARATED D</u> - <u>SEPARATED C</u> - <u>SEPARATED S</u>
er to Fig. 8-11, Controller FCB Schematic.) <u>GF FUNCTIONAL BLOCK</u> <u>ICS REPRESENTED</u> atus Logic UD-9,U12-8,11,U15,U34 <u>1-state</u> Bus Drivers U50,U51 <u>1-state</u> Bus Drivers U41,U43,U44,U50 Status Logic U14,U19,U21,U30-3,U40-8 Status Logic U13,U18-6,U19-1,4,10,U20, U13,U18-6,U19-1,4,10,U20, U13,U18-0,U19-1,4,10,U20, U13,U18-0,U19-1,4,10,U20, U13,U18-0,U19-1,4,10,U20, U13,U18-0,U19-1,4,10,U20, U13,U18-0,U19-1,4,10,U20, U13,U18-0,U19-1,4,10,U20, U13,U18-0,U19-1,0,101,U14 uence Logic U13,U18-0,U141 U17,U18,U23,U35,U36,U37, <u>107,U18,U23,U35,U36,U37,U38</u> , <u>107,U38,U21,U23,U42</u> <u>107,U18,U23,U42</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>100-6,U21-3,U31</u> <u>100-6,U21-3,U31</u> <u>100-6,U21-3,U31</u> <u>100-6,U21-3,U31</u> <u>1010-6,U21-3,U31</u> <u>100-6,U21-3,U31</u> <u>100-6,U21-3,U31</u> <u>100-6,U21-3,U31</u> <u>100-6,U21-3,U31</u> <u>1110-050</u> <u>1010-6,U21-3,U31</u> <u>1110-050</u> <u>1010-6,U21-3,U31</u> <u>1110-050</u> <u>1010-6,U21-3,U31</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1110-050</u> <u>1100-050</u> <u>1100-050</u> <u>1100-050</u> <u>1100-</u>		CONTROLLER PCB		P2 FROM DRIVE	- <u>SEPARATED IN</u> - <u>SEEK COMPLE</u>
OF FUNCTIONAL BLOCK     ICS REPRESENTED       atus Logic     U10-9,U12-8,11,U15,U34       1-state Bus Drivers     U41,U43,U44,U45,U49,U50       1-state Bus Drivers     U41,U43,U44,U45,U40,U50       stetus Logic     U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U13,U16,U138,U46,U40,U50       neretor/Multiplexer     U6,U1,U2,U3,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U13,U11,U12,U13,U12,U12,U13       fer     U7,U48       neretor/Multiplexer     U6,U1,U2,U3,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U13,U11,U12,U12,U12,U12,U12,U12,U12,U12,U12		to Fig. 8-11,	B Schematic.)		-READY 0 -READY 1
atus Logic u10-9,u12-8,11,u15,u34 1-state Bus Drivers u30,u51 1-state Bus Drivers u31,u43,u44,u45,u49,u50 status Logic u31,u14,u12,u13,u11,u12,u13,u16, status Logic u31,u10-6,013,u11,u12,u13,u11,u12,u13,u11,u12,u13,u11,u12,u13,u16, merator/Multiplexer u31,u10,u12,u3,u11,u12,u13,u16, u31,u10,u12,u3,u11,u12,u13,u16, u31,u10,u12,u3,u11,u12,u13,u16, merator, with u31,u13,u16, u31,u12,u13-8, merator, with u31,u13,u16, u31,u12,u13-8, fer u5,000,u12,u2,u35-8,12,u17-8, fer u33,u35,u35,u35,u35,u35,u35,u37, fer u33,u43,u43 fer u33,u43,u43 fer u33,u43,u33,u35,u35,u37,u5 fer u33,u43 fer u33,u43 fer u33,u43 fer u33,u43,u44,u49,u50 mend Logic u13-1,u13,u13 fer u33,u31,u31,u13,u12-8, mend Logic u3-1,u31 fer u32,u31,u32,u42 fer u33,u44,u49,u50 10-6,u21-3,u31 fer u34,u49,u50 mend Logic u13-1,u13,u13 fer u4,u49,u50 10-6,u21-3,u31 fer u34,u49,u50 mend Logic u13-1,u13,u13 fer u34,u49,u50 10-6,u21-3,u31 fer u34,u49,u50 10-6,u21-3,u31 fer u34,u13,u13 fer u4,u5,u6 fer u4,u5,u7 fer u4,u5 fer u4,u5 fer u4,u5 fer u4,u5 f		Ð	ICS REPRESENTED	, ,	/
<ul> <li>I-state Bus Drivers U50.U51</li> <li>I-state Bus Drivers U4,U45,U49,U50</li> <li>Status Logic U13,U19-U31,U13,U15,U13,U16, Command Logic U13,U18-0,U19-1,4,10,U20,</li> <li>Command Logic U13,U18-0,U19-1,4,10,U20,</li> <li>Command Logic U13,U18-0,U19-1,4,10,U20,</li> <li>Command Logic U13,U18,U23,U35,U35,U37,</li> <li>Rearcy/Mnitiplexer U6,U17,U11,U12,U13,U16,</li> <li>Rearcy/Mnitiplexer U6,U17,U11,U12,U13,U16,</li> <li>Rearcy/Mnitiplexer U6,U17,U11,U12,U13,U16,</li> <li>Rearcy/Mnitiplexer U6,U17,U11,U12,U13,U16,</li> <li>Rearcy/Mnitiplexer U6,U12,U3,U11-08,</li> <li>Rearcy/Mnitiplexer U6,U17,U11,U12,U13,U16,</li> <li>Rearcy/Mnitiplexer U7,U48,U49,U50</li> <li>Rearcy/Conters U25,U23,U31</li> <li>Reconv/Clear Generator U6,U7,U3,U21,U23,U42</li> <li>Command Register/Counters U2,U24 through U30</li> <li>I-state Address Bus Drivers U10-6,U21-3,U31</li> <li>Reconder U10-6,U21-3,U31</li> <li>Reconvolutioner U10-6,U21-3,U31</li> <li>Reconditioner U10-6,U21-3,U31</li> <li>Reconditioner U17,U18,U19,U28</li> <li>Reconditioner U23</li> <li>Refer to Fig. R-14, Indicator U7,U18,U19,U28</li> <li>Reconditioner U23</li> <li>Refer to Fig. R-14, Indicator Pressioner U3</li> <li>Refer to Fig. R-14, Indicator Pressioner U3</li> <li>Refer to Fig. R-14, Indicator Pressioner U3</li> <li>Refer to Fig. S-14, Indicator Pressioner U3</li> <li>Refer to Fig. S-14, Indicator Pressioner U3</li> <li>Refer to Fig. Schematics.)</li> <li>Refer to Fig. S-14, Indicator Pressioner U3</li> <li>Refer to Fig. S-14, Indicator Pressioner U3</li> <li>Refer to Fig. S-14, Indicator Pressioner U3</li> <li>Refer to Fig. Schematics.)</li> <li>Refer to Fig. S-14, Indicator Pressio</li></ul>		Status	Ul0-9,Ul2-8,11,Ul5,U34		
<ul> <li>i-state Bus Drivers U41,U43,U44,U45,U49,U50</li> <li>i-state Bus Drivers U14,U19,U21,U33</li> <li>Status Logic U14,U19,U21,U33</li> <li>Command Logic U13,U18-6,U19-1,4,10,U20, U21-11,U39-3,U40-8</li> <li>merator/Multiplexer U5,U6,U7,U11,U14</li> <li>merator/Multiplexer U5,U6,U7,U11,U14</li> <li>merator/Multiplexer U5,U6,U7,U11,U14</li> <li>merator/Multiplexer U5,U6,U7,U11,U14</li> <li>merator/Multiplexer U5,U11,U12,U13,U15,U17-8, U17,U18,U13,U13,U16, F000</li> <li>fer U17,U18,U13,U13,U16, F0000</li> <li>fer U17,U18,U13,U13,U17-8, U13,U18-3</li> <li>fer U17,U18,U13,U13,U17-8, U13,U18-3</li> <li>fer U17,U18,U143</li> <li>fer U17,U18,U13,U142</li> <li>Decoder U4,U43</li> <li>u47,U48</li> <li>etector/Clear Generator U41,U43 through U46,U49,U50</li> <li>mand Logic U10-6,U21-3,U31</li> <li>fer U17,U18,U13,U28</li> <li>mand Logic U10-6,U21-3,U31</li> <li>fer U17,U18,U13,U28</li> <li>mand Logic U10-6,U21-3,U31</li> <li>fer U17,U18,U13,U28</li> <li>fer U0-100-1021-3,U31</li> <li>fer U0-101-000</li> <li>fer U17,U18,U13,U28</li> <li>fer U0-101-000</li> <li>fer U0-101-000</li> <li>fer U17,U18,U13,U28</li> <li>fer U0-101-000</li> <li>fer U0-101-000</li> <li>fer to Fig. 7-4.)</li> <li>filtplexer U23</li> <li>filtplexer U33</li> <li>filtplexer U33</li></ul>		Tri-state Bus	u50, u51		RECT
Status Logic Ul4,U19,U21,U33 Status Logic Ul4,U19-1,4,10,U20, Command Logic U13,U18-6,U19-1,4,10,U20, merator/Multiplexer U5,U6,U7,U11,U14 mence Logic U17,U12,U13,U13,U15,U13,U13,U13,U13,U13,U13,U13,U13,U13,U13		Tri-state	U41,U43,U44,U45,U49,U50		-WRITE DATA
Command Logic     U13,U18-6,U19-1,4,10,U20, U21-11,U39-3,U40-8       nerator/Multiplexer     U5,U6,U7,U11,U14       nerator/Multiplexer     U5,U6,U7,U11,U14       uence Logic     U17,U12,U13,U15,U17-8, U17,U18,U23,U35,U35,U17-8, MDort Logic: U35-8,12,U17-8, Decoder       ter     U38,U43       ter     U5,U48       ter     U5,U48       ter     U47,U8       ter     U52,U53       ter     U52,U53       ter     U52,U33       ter     U47,U48       etector/Clear Generator     U39       Decoder     U47,U8       U10-6,U21-3,U31       Decoder     U10-6,U21-3,U31       et to F19     8-12,Formatter PCB       et to F19     117,U15,U12       officiticee     U13,U19,U28       officitice		Status	U14,U19,U21,U33		SYNC ERROR
Generator/Multiplexer Generator/Multiplexer Sequence Logic Ug/U1,U2,U3,U11,U12,U13,U15, DawrenLER Ug/U1,U2,U3,U12,U13,U12,U13,U15, DawrenLER U17,U18,U23,U35,U35,U35,U17-8, DawrenLER Noter Logic: U35-9,12,U17-8, DawrenLER U52,U53 N Detector/Clear Generator U52,U53 N Detector/Clear Generator U52,U53 N Detector/Clear Generator U52,U24 through U30 ort Decoder U5,U24 through U30 Tri-state Address Bus Drivers U10-6,U21-3,U31 Command Logic Tri-state Address Bus Drivers U10-6,U21-3,U31 Command Logic Command Logic U10-6,U21-3,U31 Refer to Fig. 8-12, Formatter PCB Refer to Fig. 8-12, Formatter PCB Refer to Fig. 8-12, Formatter PCB Refer to Fig. 8-12, Formatter PCB Schematic.) U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U19,U23 Detector Nultiplexer U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U17,U18,U19,U28 Detector Detector U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U25,U26,U27,U28 Detector U14,U15,U6 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U16 Data Conditioner U14,U15,U25,U26,U27,U28 Detector U14,U15,U25,U26,U27,U28 Detector U14,U15,U25,U26,U27,U28 Detector U14,U15,U5 Data Conditioner U14,U15,U5 Data Conter Logic U14,U15,U25,U26,U27,U28 Data Conter Logic U14,U15,U5 Data Conter Logic U14,U15,U5 Dat		Comman	Ul3,Ul8-6,Ul9-1,4,l0,U20, U21-11,U39-3,U40-8		OVER INDEX CRCERR
Sequence Logic Ug/UL/U2/U3/U1/U2,U3/U1/U12,U13/U16, CONTROLLER U17,018,U23,U35,U35,U35,U31,U17-8, Buffer U17,018,U23,U35,U35,U31,U17-8, Abort Logic: U35-8,12,U17-8, Abort Logic: U35-9,12,U17-8, N Detector/Clear Generator U 47,U48 N Detector/Clear Generator U 47,U48 N Detector/Clear Generator U 47,U48 N Detector/Clear Generator U 44,U43 through U46,U49,U50 U 10-6,U21-3,U31 N Detector Tri-state Address Bus Drivers U 41,U43 through U46,U49,U50 Command Logic U 10-6,U21-3,U31 N Detector N Detector N Detector N Detector N Detector U 10,U18,U19,U28 Data Conditioner Data Conditioner U 11,U18,U19,U28 Detector N Detector N Detector U 10,U12,U22,U26,U27,U28 N Detector U 10,U13,U15 N Detector U 10,U12,U22,U26,U27,U28 Detector U 10,U13,U15 N Detector U 11,U13,U15 N DETECTOR U			U5,U6,U7,U11,U14		TEXT
Buffer       U52,U53         Buffer       U52,U18-3         Buffer       U52,U18-3         S Transceivers       U47,U48         N Detector/Clear Generator       U39         ort Decoder       U6,U7,U3,U21,U23,U42         fer Command Register/Counters       U22,U24 through U30         "Tri-state Address Bus Drivers       U41,U43 through U30         "Tri-state Address Bus Drivers       U10-6,U21-3,U31         Refer to Fig. 8-12, Formatter PCB       N10-6,U21-3,U31         Refer to Fig. 8-12, Formatter PCB       Schematic.)         Montilidex Logic       U10-6,U21-3,U31         Refer to Fig. 8-12, Formatter PCB       Schematic.)         Befer to Fig. 8-12, Formatter PCB       Schematic.)         Refer to Fig. 8-12, Formatter PCB       Schematic.)         Montilidex Logic       U14,U15,U16         "Findex Logic       U14,U19,U28         Data Conditioner       U20,U21,U22,U26,U27,U28         Date cord       U10,U18,U19,U28         Date cord       U20,U21,U22,U26,U27,U28         Date cord       U14,U15,U16         * Multiplexer       U2         Date cord       U2,U21,U22,U26,U27,U28         Date cord       U2         Refer to Fig. 8-14, Indicator       U7		Sequence	UØ,U1,U2,U3,U11,U12,U13,U16, U17,U18,U23,U35,U36,U37, U38,U40:	CONTROLLER P3 FROM FORMATTER	
Buffer     U52,U53       Buffer     U47,U48       a Transceivers     U47,U48       a Petector/Clear Generator     U39       ort Decoder     U6,U7,U8,U21,U23,U42       fer Command Register/Counters     U2,U24 through U30       a Tri-state Address Bus Drivers     U41,U43 through U46,U49,U50       a Tri-state Address Bus Drivers     U10-6,U21-3,U31       a Tri-state Address Bus Drivers     U10-6,U21-3,U31       a Tri-state Address Bus Drivers     U10-6,U21-3,U31       a Drive I Logic     U10-6,U21-3,U31       a Drive I Logic     U10-6,U21-3,U31       a Drive Assembly     Detector       a Duttiplexer     U14,U15,U16       a Detector     U117,U18,U19,U28       b Detector     U20,U21,U22,U26,U27,U28       b Detector     U20,U21,U22,U26,U27,U28       c Counter Logic     U20,U21,U22,U26,U27,U28       c Counter Logic <td></td> <td></td> <td></td> <td></td> <td>PIN NUM</td>					PIN NUM
s Transceivers u47,U48 N Detector/Clear Generator U39 ort Decoder U6,U7,U8,U21,U23,U42 fer Command Register/Counters U2,U24 through U30 Ter Command Register/Counters U2,U24 through U30 Ter Command Register/Counters U2,U24 through U30 Ter Command Logic U10-6,U21-3,U31 Refer to Fig. 8-12, Formatter PCB Schematic.) ME OF FUNCTIONAL BLOCK U10-6,U21-3,U31 Refer to Fig. 8-12, Formatter PCB Schematic.) ME OF FUNCTIONAL BLOCK U14,U15,U16 Commationer U17,U18,U19,U28 Detector U17,U18,U19,U28 Detector U20,U21,U22,U26,U27,U28 Detector U20,U21,U22,U26,U27,U28 Counter Logic U4,U5,U6 enerator/Detector U4,U5,U6 the Drive Assembly (Refer to Fig. 7-4.) the Drive Assembly (Refer to Schematic.) the Drive Assembly (Refer to Schematic.)		FIFO Buffer	U52,U53		CROSSOVER
W Detector/Clear Generator ort Decoder 16,07,U8,U21,U23,U42 fer Command Register/Counters 12,U24 through U30 Tri-state Address Bus Drivers U10-6,U21-3,U31 Refer to Fig. 8-12, Formatter PCB Refer to Fig. 8-12, Formatter PCB Schematic.) ME OF FUNCTIONAL BLOCK Merecon 114,U15,U16 014,U15,U16 014,U15,U16 014,U15,U16 029 Detector/Conditioner 125 REFRESENTED 017,U18,U19,U28 Detector/Conditioner 129,U19,U28 020,U21,U22,U26,U27,U28 020,U21,U22,U26,U27,U28 Detector 120,U21,U22,U26,U27,U28 020,U21,U26,U27,U28 020,U21,U27,U28 020,U27,U27 020,U27,U28 020,U27,U28 020,U27,U28 020,U27,U28		DO Bus Transceivers	U47,U48		DATA(HEADER
ort Decoder U6,U7,U8,U21,U23,U42 fer Command Register/Counters U22,U24 through U30 Tri-state Address Bus Drivers U41,U43 through U46,U49,U50 Command Logic U10-6,U21-3,U31 <u>FORWATTER PCB</u> Refer to Fig. 8-12, Formatter PCB Schematic.) ME OF FUNCTIONAL BLOCK U14,U15,U16 MI4,U15,U16 Detector U17,U18,U19,U28 Data Conditioner U29 Detector U20,U21,U22,U26,U27,U28 Multiplexer U20,U21,U22,U26,U27,U28 Multiplexer U4,U5,U6 Multiplexer U4,U5 Multiplexer U4,U5,U6 Multiplexer U4,U5,U6 Multiplexer U4,U5,U6 Multiplexer U4,U5,U6 Multiplexer U4,U5,U6 Multiplexer U4,U5,U6 Multiplexer U4,U5,U6 Multiplexer U4,U5 Multiplexer U4,U5,U6 Multiplexer U4,U5,U6 Multiplexer U4,U5 Multiplexer U4,U5,U6 Multiplexer U4,U5 Multiplexer U4,U5 Mult		ON Detector/Clear	U39		SETHOLD ROS
fer Command Register/Counters U22,U24 through U30 Tri-state Address Bus Drivers U41,U43 through U46,U49,U50 Command Logic U10-6,U21-3,U31 EORMATTER PCB Refer to Fig. 8-12, Formatter PCB Schematic.) ME OF FUNCTIONAL BLOCK ICS REPRESENTED U14,U15,U16 Data Conditioner U17,U18,U19,U28 Data Conditioner U17,U18,U19,U28 Detector U20,U21,U22,U26,U27,U28 Counter Logic U20,U21,U22,U26,U27,U28 Multiplexer U4,U5,U6 enerator/Detector U4,U5,U6 tenerator/Detector U20,U21,U22,U26,U27,U28 Multiplexer U4,U5,U6 tenerator/Detector U4,U5,U6 tenerator/Detector U4,U5,U6 tenerator/Detector U4,U5,U6 tenerator/Detector U4,U5,U6 Multiplexer U4,U5,U6 tenerator/Detector U4,U5,U6 tenerator/Detector U4,U5,U6 Multiplexer U4,U5,U6 tenerator/Detector U4,U5,U6 Multiplexer U4,U5,U6 Multiplexer U4,U5,U6 Multiplexer U4,U5,U6 Trive Assembly (Refer to Fig. 8-14, Indicator Panel PCB tete Drive Assembly (Refer to schematics in the Helios II Service Manual.)			U6,U7,U8,U21,U23,U42	/	RDATA
Tri-state Address Bus DriversU41,U43 through U46,U49,U50Command LogicU10-6,U21-3,U31ForwhATTER PCBFORWATTER PCBRefer to Fig. 8-12, Formatter PCB Schematic.)Refer to Fig. 8-12, Formatter PCB Schematic.)ME OF FUNCTIONAL BLOCKICS REPRESENTEDME OF FUNCTIONAL BLOCKU14,U15,U16ME OF FUNCTIONAL BLOCKU17,U18,U19,U28ME OF FUNCTIONAL BLOCKU17,U18,U19,U28ME OF FUNCTIONAL BLOCKU17,U18,U19,U28ME OF FUNCTIONAL BLOCKU17,U18,U19,U28ME OF ECTU20,U21,U22,U26,U27,U28DetectorU20,U21,U22,U26,U27,U28Detect			through		٢
Command Logic     U10-6,U21-3,U31       FORMATTER PCB       Refer to Fig. 8-12, Formatter PCB     Schematic.)       ME OF FUNCTIONAL BLOCK     ICS REPRESENTED       ME OF FUNCTIONAL BLOCK     U14,U15,U16       MATTER PCB     U14,U15,U16       Matter PCB     U17,U18,U19,U28       BackPlane     U17,U18,U19,U28       Detector/Conditioner     U17,U18,U19,U28       Data Conditioner     U29       Data Conditioner     U29       Detector     U20,U21,U22,U26,U27,U28       Multiplexer     U20,U21,U22,U26,U27,U28       Multiplexer     U20,U21,U22,U26,U27,U28       Multiplexer     U20,U21,U22,U26,U27,U28       Sentertor     U20,U21,U22,U26,U27,U28       Obtector     U20,U21,U22,U26,U27,U28       Counter Logic     U20,U21,U22,U26,U27,U28       Secorter     U30,U21,U22,U26,U27,U28       Multiplexer     U20,U21,U22,U26,U27,U28       Secorter     U30,U5,U6		-state Address	through	<u> </u>	<u>\$</u> 2 XRDY
FORMATTER PCBRefer to Fig. 8-12, Formatter PCB Schematic.)ME OF FUNCTIONAL BLOCKICS REPRESENTEDMT OF FUNCTIONAL BLOCKICS REPRESENTEDr/Index LogicU14,U15,U16r/Index LogicU14,U15,U16controlerU17,U18,U19,U28betector/ConditionerU17,U18,U19,U28Data ConditionerU29Data ConditionerU20U20,U21,U22,U26,U27,U28DetectorU20,U21,U22,U26,U27,U28counter LogicU7MultiplexerU7in MultiplexerU4,U5,U6conter LogicU7intriplexerU4,U5,U6introlectorU4,U5,U6cenerator/DetectorU4,U5,U6inte Drive Assembly(Refer to Fig. 8-14, Indicatortte Drive Assembly(Refer to schematic.)itte Drive Assembly(Refer to schematics in theHelios II Service Manual.)		Command Lo	U10-6,U21-3,U31		PRDY PHLDA
Refer to Fig. 8-12, Formatter PCB Schematic.) <u>ME OF FUNCTIONAL BLOCK</u> ICS REPRESENTED <i>Lat OF FUNCTIONAL BLOCK</i> ICS REPRESENTED <i>x</i> /Index Logic U14, U15, U16 <i>x</i> /Index Logic U17, U18, U19, U28 Detector/Conditioner U17, U18, U19, U28 Detector U20, U21, U22, U26, U27, U28 Detector U20, U21, U22, U26, U27, U28 <i>counter Logic U20, U21, U22, U26, U27, U28</i> <i>counter Logic U20, U21, U22, U26, U27, U28</i> <i>conter Logic U20, U21, U26, U27, U28</i> <i>conter Logic U20, U21, U26, U27, U28</i> <i>conter Logic U20, U21, U26, U27, U26, U27, U28</i> <i>con</i>		FORMATTER PCB			PHOLD
ME OF FUNCTIONAL BLOCK       ICS REPRESENTED         rr/Index Logic       U14,U15,U16       CONTROLLER         r/index Logic       U17,U18,U19,U28       BACKPLANE         Data Conditioner       U29       U20,U21,U22,U26,U27,U28         Detector       U20,U21,U22,U26,U27,U28       Controller         Detector       U20,U21,U22,U26,U27,U28       Controller         Detector       U20,U21,U22,U26,U27,U28       Controller         inltiplexer       U7       U7       Conter Logic         inltiplexer       U4,U5,U6       U4,U5,U6       Chematic.)         ator Panel PCB       Refer to Fig. 8-14, Indicator       Panel PCB, Schematic.)         ette Drive Assembly       (Refer to schematic.)       Refer to schematic.)		to Fig. 8-12, Formatter			
<pre>rr/Index Logic U14,U15,U16 refFROM Detector/Conditioner U17,U18,U19,U28 Data Conditioner U29 Detector U20,U21,U22,U26,U27,U28 Counter Logic U20,U21,U22,U26,U27,U28 refer to Fig. 7-4.) Multiplexer U7 i Multiplexer U7 i Multiplexer U4,U5,U6 i Multiplexer U3 i Multiplexer U3 i Multiplexer U4,U5,U6 i Multiplexer U3 i Multiplexe</pre>		OF FUNCTIONAL			
<pre>cloce tor/Conditioner U17,U18,U19,U28 BACKPLANE Data Conditioner U29 Detector U20,U21,U22,U26,U27,U28 counter Logic U20,U21,U22,U26,U27,U28 counter Logic (Refer to Fig. 7-4.) counter Logic U7 chantiplexer U7 chantiplexer U4,U5,U6 cator Panel PCB (Refer to Fig. 8-14, Indicator panel PCB, Schematic.) ctte Drive Assembly (Refer to Schematic.) ctte Drive Assembly Helios II Service Manual.)</pre>		/Index	U14,U15,U16	CONTROLLER	DIG-7 (PARA
Data ConditionerU29DetectorU20,U21,U22,U26,U27,U28DetectorU20,U21,U22,U26,U27,U28Counter Logic(Refer to Fig. 7-4.)MultiplexerU7MultiplexerU7Senerator/DetectorU4,U5,U6Sator Panel PCB(Refer to Fig. 8-14, IndicatorSator Panel PCB(Refer to Fig. 8-14, IndicatorSator Panel PCB(Refer to Fig. Schematic.)Sette Drive Assembly(Refer to schematics in theHelios II Service Manual.)		Detector/	U17,U18,U19,U28	PI FROM BACKPLANE	000-7 KE 74
Detector U20,U21,U22,U26,U27,U28 Counter Logic (Refer to Fig. 7-4.) Multiplexer U7 Multiplexer U4,U5,U6 Senerator/Detector U4,U5,U6 Sator Panel PCB (Refer to Fig. 8-14, Indicator Panel PCB, Schematic.) Step Drive Assembly (Refer to schematics in the Helios II Service Manual.)		Data Condi	U29		505
<pre>(Refer to Fig. 7-4.) U7 U7 U4,U5,U6 (Refer to Fig. 8-14, Indicator Panel PCB, Schematic.) (Refer to schematics in the Helios II Service Manual.)</pre>			U20,U21,U22,U26,U27,U28		
U7 U4,U5,U6 (Refer to Fig. 8-14, Indicator Panel PCB, Schematic.) (Refer to schematics in the Helios II Service Manual.)		Counter	to Fig.		POBIN
<pre>U4,U5,U6 (Refer to Fig. 8-14, Indicator Panel PCB, Schematic.) (Refer to schematics in the Helios II Service Manual.)</pre>			U7		SOUT
Panel PCB (Refer to Fig. 8-14, Panel PCB, Schematic Drive Assembly (Refer to schematics Helios II Service Ma		CRC Generator/Detector	U4,U5,U6		Ne 7 (abit
Assembly (Refer to schematics in Helios II Service Manua		Panel	to Fig. 8-14, PCB, Schematic	ч	
			to schematics in s II Service Manua		

Helios II

 $\sim$ 






Fig. 8-18 Cabinet Assembly, Model 4, Exploded





Bezel Assembly, Model 4, Exploded

<b>D</b>	U	Ť	8	4

