VIDEO TERMINAL INTERFACE MANUAL

© Interactive Products Corporation, 1977

PolyMorphic Systems

Goleta California, 93017

TABLE OF CONTENTS

			Page
1.	Introd	uction	1
	1.1	Warranty	1
	1.2	Inspection	
	1.3	Handling Precautions	
	1.4	Soldering Tips	2
	1.5	Safety	3
	1.6	Diode Polarity	3
	1.7	Resistor Color Code, Capacitor Polarity Markings	4
	1.8	Loading Dual In-Line Packages	5
2.	VTI Ge	neral Information	6
	2.1	Inspection	6
	2.2	Material	6
	2.3	Parts List and Check-Off	7
	2.3.1	BAG Ø	7
	2.3.2	BAG 1	8
	2.3.3	BAG 2	8
	2.3.4	Video Hardware	9
	2.3.5	BAG 3	9
	2.3.6	BAG 4	9
	2.3.7	BAG 5	. 10
	2.3.8	BAG 5 Hardware	. 10
3.	Compon	ent Installation - Install DIP Sockets	. 11
	3.1	Install Resistors	. 12
	3.2	Install Diodes	. 13
	3.3	Install Transistor	. 13
	3.4	Install Capacitors	. 13
	3.5	Install Potentiometers	. 14
	3.6	Install Male Output Connector	. 14
	3.7	Install Voltage Regulators	
	3.8		
	2 0	Croke Toot	1.4

			Page
	3.9.1	Voltage Check	14
	3.9.2	Install Integrated Circuits	
	4.0	Option Selection	
	4.1	Select Character Line Length Option ·····	17
	4.2	Address Location	
	4.3	Interface TV	18
	4.4	Connect Keyboard	19
	4.4.7	Connector Configuration	19
	4.4.2	Keypress Strobe	20
	4.4.3	Keystrobe Selection	21
	4.5	Optional voltage regulator	21
	4.5.1	Installing Optional Voltage Regulator	22
5.	VTI Che	eckout	24
		Test Program I	25
		Test Program 2	26
		Test Program 3	28
		Test Program 4	29
	5.1	Troubleshooting the VTI	31
	5.1.1	Power Mains	33
	5.1.2	Power Check	34
	5.2	Signal Tracing	34
	5.2.1	Video Interface	35
	5.2.2	Localizing On the Video Path	35
	5.2.3	Localizing On the EOC Path	38
	5.2.4	Localizing On the Dot Clock Path	38
	5.2.5	Localizing On the Horizontal Blanking Path	39
	5.2.6	Sweep and Symbol Related Counter Patterns	41
	5.3 •	Diagnostic Aids	43
	5.3.1	Time Calibration	44
6.	VTI The	eory of Operation and Block Diagrams	45
	6.1	Schematic Diagram	46
	6.2	Symbol Generation	47
	6.3	Raster and Timing	48
	6.4	Symbol and Raster Synchronization	49
	6.5	External Bus and Keyboard Interfacing	50
7.	Softwar	re	52
	7.1	Teletype Emulation	
	7.2	Graphics	
			•

PolyMorphic Systems

1 Introduction

PolyMorphic Systems is pleased to have your order for POLY 88 series equipment. We have endeavored to supply the most thoroughly tested and documented material on the market. The system is modular and S-100 compatible, and is designed to accept nearly every S-100 peripheral device available. We ask you to scan this manual before assembly.

POLY 88 modules are designed for ease of assembly, use and durability. If, however, after having read the manual, you have any doubt of your faith in the project, please return the kits(s) to us in original condition for a full no-questions-asked refund.

1.1

WARRANTY

KITS: All parts and materials are warranted to be free of defects at the time of shipment. Defective parts will be replaced free of charge if returned to the factory within ten (10) days of receipt of delivery or upon written statement by purchaser that the unit was unassembled or untested for up to ninety (90) days due to circumstances beyond his control. Completed units returned under similar circumstances will be repaired at a labor cost of \$20/hour, with defective parts replaced free. Should the estimated cost of repair exceed 20% of the original cost of the unit, the customer will be notified prior to repair.

THE WARRANTY IS VOID IF THE KIT IS SOLDERED WITH CORROSIVE FLUX.

ASSEMBLED: The assembled units are fully warranted to be free of defects for ninety (90) days from the time of shipment. If they are found to be defective in this period they may be returned to the factory for repair or replacement free of charge (including return shipping).

1.2 Inspection

If your package has arrived in poor condition please inspect the contents for damage. The units are shipped in damage resistant containers. In the unlikely event of damage or breakage, please return the kit to us in the original container for replacement.

1.3 Handling Precautions:

As with any sensitive MOS (metal oxide semiconductor) caution must be exercised to avoid damage to the chip. The most frequent problem is damage caused by static electricity. While handling the chips (Integrated Circuits) we recommend that cotton clothing be worn in preference to synthetic materials.

More importantly, these devices should never be handled by the leads. They should be handled only by the ends of the chips. Since they come packed to protect the leads, there is no reason to actually endanger the chip until it is time to install them in the IC sockets on the board.

1.4 Soldering Tips:

- Use a soldering iron of 25 watts or less. Larger soldering tools such as soldering guns and bigger irons are too hot. The lower wattage irons do the job efficiently and reduce the risk of burning the printed-circuit board.
- 2. Use a small, clean tip on the iron. Clean it after each use on a small piece of damp sponge.
- Use the 60-40 rosin-core solder. This type is provided with your kit. Use the supplied solder or the smallest diameter available. Do not use acid-core solder or externally applied fluxes. USE OF EXTERNAL FLUXES OR ACID CORE SOLDER VOIDS YOUR WARRANTY.
- 4. To solder, first apply a light coat of solder to the tip of your iron. Place the tip against both the component lead and printed circuit juncture to be soldered. Add ample solder to the juncture of lead and printed circuit pad but not to the iron itself. The solder will melt when the unit to be soldered is sufficiently heated and will bond by forming a capillary film between the lead and pad.
- 5. Remove the solder after one or two seconds. The rosin will bubble (boil) out. Allow three to four bubbles to form before removing the iron. Do not keep the heat applied for more than ten seconds.


reconned

if cut

4.0 Option Selection


Though the VTI is an integral part of the POLY 88 system, it is compatible with other systems. JMP 1 changes the divide ratio from the system clock to produce scan rates which are more appropriate when using different system clock rates.

No change should be made if the VTI is to be used with a POLY 88. For other S-100 type systems a jumper should be cut, as noted in the drawing below and the designated jumper should be added as shown. Should you wish to use the VTI in a POLY 88, simply re-jumper at JMP 1 as shown.




4.1 Select Character line length option.

Your board is configured for a 64 character line. If you require the 32 character line, cut the trace on the back of the board between the middle pad of JMP4 and the pad designated 64 at JMP4. Install a jumper between the middle pad of JMP4 and the pad marked "32". If you do not require the 32 character line, do nothing.



4.2 Address location:

The VTI interacts through the S-100 bus as a block of memory and input port for keyboard. The memory block, ($\frac{1}{2}$ or 1 K bytes, depending on option) can be located at any address from 0 through 63 K in 1 K increments. Software written for this product will usually locate it at hexadecimal address 8800 in systems other than the POLY 88, where it is at F800. Set the address to 8800 or F800 as required by matchine the appropriate figure on the next page.



4.3 Interface TV monitor or TV receiver:

At this point, your unit should operate if connected via coaxial cable to either video monitor or slightly modified receiver. (For the Hitachi line, an inexpensive TV receiver modification kit is available through PolyMorphic Systems - order P/N 100011).

Because of rigid FCC regulations, the circuit has been designed for direct connection to the video input circuit of the video amplifier, which is located between the last video IF stage and the video output circuit.

When the circuit is broken at video amplifier input, a DC bias circuit for the stage will probably be necessary, since in most cases it is supplied from the video IF amplifier. The optimum interface circuit will vary, but frequently a capacitive coupling to a resistive bias circuit is adequate. The coupling capacitor is typically a 1-5_uF tantalum, oriented with the positive side connected to the video input amplifier.

IMPORTANT: Check to see that the chassis of your TV is isolated by a transformer from the 110 VAC line. If the chassis is not so isolated, but rather a polarized plug has been used on the line cord, FATAL INJURY COULD RESULT from possible electrical shock. If you must use this type of set, either isolate it with a transformer, or isolate the video signal with an opto-isolator between the video terminal interface and the video input connection to the TV set. <u>Under no circumstances should the polarized plug be trusted to maintain the isolation from the line voltage</u>.

4.4 Connect keyboard

At the upper right hand corner of the video terminal interface board is the keyboard input port. This port provides a latched 8 bit parallel input capability which interfaces to any ASCII keyboard. Keyboards usually indicate a keystrike to the computer via a strobe line, in addition to the eight parallel input lines. The signal on this line changes state -- from high to low or from low to high -- to indicate a keystrike. Hookup varies according to whether the strobe on your keyboard is "positive going" (rising in voltage to indicate keystrike) or "negative going" (dropping to indicate keystrike). If you use the PolyMorphic Systems keyboard the proper options are already prewired on the board go to section 5 for checkout.


4.4.1 Connector configuration

The parallel input from the keyboard is designed to come in over a ribbon cable terminated by a DIP MALE CONNECTOR. This plugs into the 14 pin DIP socket at the upper right hand corner of the board. The 8 parallel input lines are connected to pins 1 through 8 of this socket (J-1) with 1 being the least significant bit. Pin 9 carries the "positive going" or "negative going," strobe. Pins 10, 11, and 12 are grounded. Pin 13 is the output from the optional *negative voltage regulator. Pin 14 carries +5 volts as the primary supply for most keyboards. JMP8 allows 8 volts unregulated power at Pin 14 if desired. Be sure to cut the trace connecting 5 volts if you require this option.

^{*} Used when the keyboard requires a negative supply. The user should select and obtain the components suited to his keyboard. See section 4.5.

A jumper is inserted from the middle pad of JMP8 to the pad nearest the regulator within the area designated JMP8. See Appendix for Jumper instructions.

WARNING: FAILURE TO CUT THE TRACE SUPPLYING 5 VOLTS WHILE ATTEMPT-ING TO JUMPER IN 8 VOLTS WILL DESTROY EVERY COMPONENT ON THE BOARD AND VOID THE WARRANTY!



4.4.2 Keypress strobe

When the processor accesses the video terminal interface with an input instruction, the state of the keyboard input latch is transferred to the accumulator. Proper use of the keyboard requires that the processor must establish two conditions before using the input data. It must indicate that

- 1) a key has been pressed, and
- 2) this particular key depression has not been previously serviced.

These functions are accomplished by making the keypress strobe information available to the processor.

The keypress strobe line is an additional keyboard output line parallel with the data lines. This line signals each depression by a pulse. This test-function informs the processor that the necessary input conditions have been met. The pulse:

- interrupts the processor by setting an interrupt service
 latch contained on the input buffer, or
- 2) the interrupt request latch is available on data bit \emptyset of the status port; the keyboard strobe is available on data bit 7.

4.4.3 Keystrobe Seclection

The Keydepressed strobe may be one of four types. Attach a strobe line to a logic probe to determine the type:

- 1. It may be normally low, (below 0.8V) go high (above 2V) when a key is depressed, and return low when it is released.
- 2. The keystrobe may be normally high, go low on a key depression, and return high on release.
- 3. The keystrobe may be normally low, generate a positive pulse on key depression and immediately return low.
- 4. It may be high and generate a negative going pulse on key depression.

If you keyboard is type 1 or , the jumper is already configured correctly.

If it is a type 2 or , cut the minus trace from the center pad of JMP7 and jumper from center pad to + labeled pad.

4.5 Optional voltage regulator


Provision has been made for the optional negative voltage regulator required by a number of keyboards. The pads and traces for this voltage supply are located adjacent to the keyboard input socket, just above the IC23. The supply regulate the -16V line by means of a resistor and zener diode stabilized by two capacitors. The four components are R14, C29, C28 and D2. The choice of resistor and zener values depends on the voltage and current requirements of the keyboard.

4.5.1 <u>Installing Optional Voltage Regulator</u>

The component values of the customer provided zener keyboard supply must be calculated. The values depend not only on the required voltage, but also the required current.

The required voltage and current must be obtained from the keyboard manufacturer or distributor.

The supply curcuit is represented by the following schmatic (the component labels have been generalized to avoid conflicts between different board revisions):



The bypass capacitor (Cb) should be a 0.1_u F or 0.01_u F ceramic disc; the value is not critical. The filter capacitor (Cf) should be a 10_u F 25-35 volt tantalum with the positive lead to ground (ground is positive with respect to the negative regulated voltage).

The series resistor (Rs) and zener diode (CRz) are more difficult to calculate. There are two values that must be calculated for each part -- resistance and wattage for Rz, voltage and wattage for CRz.

- 1. CRz Voltage; should have voltage equal to the required regulated voltage.
- 2. Rs resistance; to determine the resistance of Rs, use the specified unregulated voltage value closest to zero. This is -16 volts according to bus specifications. Take the difference between this value and the regulated value.

EXAMPLE: for regulated -12 volts, -12-(-16) = 4 volts. Divide the remainder by the maximum required current in amps.

EXAMPLE: for 10ma current = 0.010 amps, 4 volts/0.010 amps = 400 ohms.

Use a convenient standard resistance approximately 20 percent lower than the calculated value.

EXAMPLE: 440 ohms -20 percent = 400-80=320, 320 ohms is not a standard value, use 330 ohms or 270 ohms.

3. CRz wattage. To determine the wattage rating for CRz use the

worstcase current assuming all the current passes through the zener (this can happen if the keyboard is disconnected and the -16 supply is unloaded).

EXAMPLE: Using Rs=330 ohms, Iwc = 12/330 ohms - 0.03636 amps. Now calculate the wattage for CRz.

EXAMPLE: 12 volts x 0.03535 amps = 0.436 watts. Use a higher wattage than calculated, like $\frac{1}{2}$ watt or higher for the given example.

4. Rs wattage. Use the worst-case current determined in calculations for CRz wattage (Iwc) and calculate the required wattage.

EXAMPLE: Prs = $(Iwc)^2$ x Rs = $(0.03636)^2$ x 330 ohms = 0.436 watts. Use the next highest standard value, like $\frac{1}{2}$ watt for the given example.

Install the components (note the capacitors Cf and Cb can be in either capacitor position -- they are in parallel -- as long as the tantalum polarity is correct).

5. VTI Checkout

Install the VTI in your system and connect a video monitor or modified TV set to the video out connector. A keyboard is not needed at this time.

Check the following points for voltages within the ranges indicated.

()	IC37	Pin 2	+4.75 to $+5.25$ V
()	IC37	Pin 3	+11.4 to +12.6 V
()	IC37	Pin 1	-2.2 to - 3.3 V

If these voltages are not correct, check all IC's for proper case temperature. If any of the DIP packaged IC's are running hotter than 90°C (195°F) (i.e. - if you can't hold you finger on them) they should be removed and the voltages re-checked. If the voltages are now normal you have found a bad IC.

If you find bad components on the VTI, and it is in warranty, return the defective part to PolyMorphic Systems and a new one will be mailed to you at no charge. Include with the part a note explaining the problem and the serial number of your Poly 88 or the sales order number off the packing slip.

If voltages are still not normal proceed to the troubleshooting section.

Enter one of the following two programs into your computer. Note that one is assembled for \emptyset and one for \emptyset C8 \emptyset H. Use the program for which you have RAM available (\emptyset C8 \emptyset H for Poly 88's).

TEST PROGRAM 1

Address	Data		Progr	<u>ram</u>
Ø	21		LXI	н,8800н
1	ØØ			
2	88			
3	75	LOOP:	MOV	M,L
4	23		INX	Н
5	7C		VOM	A,H
6	FE		CPI	Ø8CH
7	· 8C			
8	C2		JNZ	LOOP
9	Ø 3			
Α	ØØ			
В	76	WAIT:	HLT	
C	¢3		JMP	WAIT
D	ØB			
Ε	ØØ			

TEST PROGRAM 2

Address	<u>Data</u>		<u>Program</u>	
ØC8Ø	21		LXI	н,ØF8ØØН
ØC81	ØØ			
ØC82	F8			
ØC83	75	LOOP:	MOV	M,L
ØC84	23		INX	H
ØC85	7C		MOV	A,H
ØC86	FE		CPI	ØFCH
ØC87	, FC			
ØC88	C2		JNZ	LOOP
ØC89	83			
ØC8A	ØC ·			
ØC8B	76	WAIT:	HLT	
ØC8C	C 3		JMP	WAIT
ØC8D	8B			
ØC8E	ØC			

Run the program at Ø (program 1) or ØC8ØH (program 2) following the instructions provided with your computer. The programs should produce a display of the ASCII character set and graphics characters on your TV screen. Adjust the horizontal and vertical hold controls for a stationary display.

If you cannot get a stable display check the connections to the RV for continuity and to make sure that the signal and ground leads are not reversed. Refer to the troubleshooting section if you cannot get a display.

Potentiometer R28 controls the position of the left-hand edge of the display. R27 controls the width of the display. Adjust R27 and R28 for proper position and width of the display on your TV screen. The controls interact slightly so 2 or 3 iterations may be required.

The height of the display is not adjustable on the VTI board (it is set to EIA standards). In some cases portions of the top or bottom line of the display may be off the edges of the screen. The height may be adjusted by the "vertical height" and vertical linearity" controls on the back of the TV. These are usually screwdriver adjustments and in some cases the rear cover may have to be removed to access them.

Use only an <u>insulated</u> screwdriver, or other alignment;tool, for adjustment. On some sets the screw adjustments may have voltages on them. Adjust both the linearity and height to bring all 16 lines onto the screen. These controls interact heavily and there will be several combinations which will bring the display onto the screen. They should be adjusted such that the display is linear - the characters in the first and last lines are the same height.

Turn off your system, and attach a properly wired keyboard to the keyboard socket (J1). Enter one of the 2 following programs into your computer and run one at the address indicated.

Address	<u>Data</u>		Program	
Ø ·	F3		DI	
7	21		LXI	н,08800н
2	ØØ			
3	88			
4	· ØC	LOOP:	INR	С
5	C2		JNZ	LOOP
6	Ø 4			
7	ØØ			
8	DB		IN	Ø89H
9	89			
, A	E6		ANI	1
В	Ø٦			
С	C2		JNZ	LOOP
D	Ø 4			
E	øø			
F	DB		IN	Ø88H
1Ø	88			
11	F6		ORI	8ØH
12	8 ø			•
13	77		MOV	M,A
14	23		INX	Н
15	C3		JMP	L00P
16	Ø 4			
17 ·	ØØ			

<u>Address</u>	<u>Data</u>		<u>Program</u>	
øc8ø	F3		DI	e.
ØC81	21		LXI	н,ØF8ØØН
ØC82	ØØ			
ØC83	F8			
D C84	ØС	LOOP:	INR	С
Ø C85	C2		JNZ	LOOP
Ø C86	84			
ØC87	ØC			
ØC88	DB		IN	ØF9H
ØC89	F9			
ØC8A	E 6		ANI	1
ØC8B	Ø 1			
ØC8C	C2		JNZ	LOOP
ØC8D	84			
ØC8E	øc			
ØC8F	DB		IN	ØF8H
ØC9Ø	F8			
ØC91	F6		ORI	8ØH
ØC92	8 ø			
ØC93	77		VOM	M,A
ØC94	23		INX	H
ØC95	C3		JMP	LOOP
ØC96	84			
ØC97	ØC			

These programs will take a character from the keyboard when a key is depressed and display it on the screen. The display position will advance I character position everytime a key is depressed. Carraige returns and line feeds are not recognized as such and will appear on the screen as Greek letters or special symbols. On 32 character boards the first 32 characters in each line are displayed and the second 32 will not be displayed. When running the normal video driver a carriage return moves the cursor to the beginning of the next line.

If this test does not work, check the keystrobe polarity and your keyboard wiring, otherwise see the troubleshooting section.

This completes the setup of your PolyMorphic Video Terminal Interface. See section 7 for operation of the software supplied with the VTI.

5.1 Troubleshooting the VTI

In addition to a video monitor, you will need a simple logic probe with pulse detector. If you do not have one, buy one or build one using the circuit enclosed. If you cannot use a logic probe, do not attempt detailed checkout.

You will also need the VTVM or VOM you used earlier. A magnifying glass will also be helpful.

If the system does not operate properly, first eliminate the most common problems:

- () 1. Check the components on the board for proper location and orientation. In particular, check the tantalum capacitor orientation carefully.
- () 2. Check the board to make sure there are no solder bridges.
- () 3. Check that all jumpers are in place, and that they are correct for either the 32 or 64 character option, whichever you ordered.
- () 4. Check all boards to make sure that all IC pins are correctly inserted -- not folded under or broken off, etc.
- () 5. Check the jumpers or DIP switch on the video board for proper address selection.

If these problems are eliminated, and the system still does not run properly, check the CPU board, using the logic probe pulse detector, to ensure that the clock signal is available on pin 49 of the edge connector.*

* Pin 49 is the second pin from the right on the top of the bus (49th from left).

Load test program 1 or 2 and run it. The character set should appear on the screen.

The video board consists in essence of three areas: Sync, Data Bus, and Character Generation-Video.

If you have a coherent, stable, but useless display, the problem is most likely in Data Bus.

If you have no display, or all graphics, the problem is most likely in Character Generation-Video.

One problem that affects all three areas is the output buffer, so begin by checking pinouts on:

() IC 31 (out buffer, 7407).

Next, perform the relevant steps below:

Data Bus

- () Check all RAMs, ICs 21 through 28 (91L11 or 2111).
- () Check all RAM pins for proper insertion.
- () Check for solder bridges on RAMs and in the bus driver area.

Character Generation-Video

() Check the dot clock chip, IC 29(74S124). If you have a display, you can check IC29 by decreasing the display width by adjusting potentiometer R27. If the display width changes evenly, the dot clock chip is probably good.

() Check the shift register, IC 35 (8274).

If you have done all the above, and still have system malfunctions, continue with detailed checkout below. If a synchronized array of characters cannot be achieved by adjustments of sync controls on the CRT (or TV), check first for the more obvious and frequently encountered problems. Most typical will be such items as:

- 1. Loose connections to system or to display.
- 2. Improper interfacing to display's video input (biasing, etc.).
- 3. Omission or improper installation of components on the board (reversed diode or chip orientation).
- Soldering problems of unsoldered contact or solder-bridge shorts.
- Omitted or wrongly selected jumper patterns (line length, address selection, etc.).

The discussion below follows one of many possible logically sequenced procedures to localize problems and is written for those without access to an oscilloscope.

Start with a good visual inspection of connections and of the board itself. Progress through checks on the power supply busses and video output to electrical test patterns of the signals on the board. In using the electrical test patterns, work from end results backward towards those parts of the circuit which contribute to the end results. For example: if the proper raster sync signals are doing their job, all further measurements concerning these circuits involved can be omitted in favor of checking contributions to character presentation.

5.1.1 Power Mains

If visual inspection looks good, see if the power mains are proper. There should be $+5.0 \pm 0.25$ VDC on the VCC bus. Convenient clip lead points include:

A. Ground reference: the metallized board area under the voltage regulator heat sink at the top right is a good one. The board has been designed with a blank area on the reverse side so that the other jaw of a clip cannot short any signals there. (Watch out for this at other locations, especially along the top of the board.)

- B. 5 volt bus: the bottom lead of resistor R12. A voltage below tolerance here may indicate either a heavy current load from a misconnection or a reverse-oriented IC or that your power main feeding the board has less than 7 volts available. Zero volts at this point probably indicates missing power to the board (a cold regulator) or a dead short on the board, in which case the regulator will be very hot to touch. (Don't panic. You will be amazed at its recuperative capability when the short is cleared.)
- C. VDD bus for the character generating ROM IC36(6571-4). Measure $\pm 12V \pm 5\%$ at the junction of R20/C29.
- D. VBB bus for IC37: Measure $-3V \pm 10\%$ at the left hand lead of D1. (This is the only negative voltage.)
- 5.1.2 If power bus shorts are suspected, ohmmeter verification involves considerations of the polarity of the test leads. The board will not suffer from checks where the ohmmeter leads apply the polarity expected from the power supply and an open circuit voltage not exceeding the power supply value. The non-linearity of the load prevents us from predicting what an unknown ohmmeter will read on a normal board, but readings below an ohm mean that you should look for a short or an inverted IC. Reverse polarity from ohmmeter leads can be damaging unless the current is limited to low values. Most series-connected 50 micro-amp movement VOM's are safe when only the 1.5 volt battery is used on the scale selected.

5.2 Signal tracing

Unsolder the right end of the 100 ohm R1 (junction with pins 2, 4, 6, of IC31 ---- 7407) and attach a clip lead to the free end of the resistor for use as a scope probe. (Keeping a wire in the hole for the right end of R18 makes an easy way to remake the "normal" connection with the clip lead.)

DC voltages would normally read 1.6 V at this junction, but, when open, the clip lead will read about 4.5 and the IC31 (7407) pins less

than 0.1 V. This produces DC levels at the 2N5449 emitter of about 2V normally (average of normal waveform) and near 4V with an open test lead. 27% of these values should be found on the cable to the CRT. (If you have D.C. coupled into your CRT video, check that your design is proper for these values.)

Those users owning oscilloscopes probably have sufficient technical background to interpret the following discussion into equivalent scope presentations. This discussion assumes that the only signal tracing display available is the TV or CRT intended for computer display use. Therefore, the first checks are that the output stage is functioning and that its responses are visible on the CRT. If NOGO on these, check your cable and CRT input arrangement.

5.2.1 Video interface

Grounding the probe lead should pull the output emitter down to around a volt, and opening it should give a rise to around 4V.

This transition should couple through the AC coupling to your CRT and be apparent as momentary brightening as the lead opens.

5.2.2 Localizing on the video path

If logic levels applied to the clip lead are modulating the display brightness, but you are having to troubleshoot, let us consider what is missing. If, in the "normal" connection (i.e.: lead clipped to where should be soldered), there is an array of bright and dark spots on the display, chances are that video is being generated and that you will be chasing sync or blanking troubles. With only video coming through, most CRTs will at least partially sync on the video itself, and patient tinkering with the sync controls on the display and the two pots on the video board should give at least some torn-up version of what is trying to be a display. If you have sophisticated your power-up sequence to program a blank display, either alter the sequence until troubles are cured, or remove programming to the board. Random states in the board RAM at power-up will produce some interpretable static pattern. But maintain the system clock connection. Horizontal sync is de-

rived from that clock. (The board is testable with nothing more than proper power supplies and a clock for inputs.)

No video pattern? Let us see if it is shifting out of the register IC35-6(8274) (pin 6 of IC35). Got it? Then the path through IC31 is not passing it. Check for it at the input pin 9 and output pin 8 of IC31. Following the path should reveal a gap in signal passage that is correctable. This is the concept of signal tracing that will be assumed throughout the remaining discussion.

No video shifting out of IC35-6? Well, is there data on the input pins to be loaded for shifting - or a load signal to load it - or a dot clocking to shift it out?

First the dot clock on IC35-9(8274): This should show as a raster full of tiny white dots. Depending on the setting of the "width" pot, there should be from 100 or so to almost 900 on each raster sweep, but several factors influence this. Sync and blanking, if they are working, keep many dots out of the visible area. Also, the bankwidth of this setup may not permit you to discern dots at the higher frequency settings of the dot clock. Best to view this at the minimum frequency (ccw) setting of the "width" pot (pot at top left). Do not bother counting dots. Their presence is all that is necessary to show register shift clocking input. Since this signal is negative true, a brighter presentation may be found at the inverted form on IC30-8(74LS00). Absence of sync should not prevent this display from being recognizable.

EOC (end-of-character) loading signals on IC35-7 should show as dark (negative true) vertical bars every tenth dot (except for a portion of the screen where horizontal blanking normally disables the dot clock). Their presence proves the dot clock (and dot counter) whether we check IC35-9(8274) or not. The number of bars visible is variable by the dot clock frequency ("width" pot) and by the "pos" pot control of sweep blanking. Although the blanking path is broken by lifting R19, the composite sync path is not. Therefore, if a strong sync is at work, some of the display, such as the area unbroken by vertical bars, may be sync'd into times not visible on the screen. This point about sync must be borne in mind as you check many of the waveforms - particularly in the sync path itself.

Assuming that shift (dot) clocking and its subcount, EOC load clocking, are available, is there video data on the input pins to be loaded? Each of pins 1 through 5, and 11 through 14 should show a screen pattern of white and dark states as wide as the distance between the vertical bars seen on pins carrying the EOC or shift loading pulses. So too should input and output pins of the MUX's IC33 and IC36(74LS157). Also the outputs ROM IC37 (6571) and the graphics generators IC38 and IC39 (74150).

The patterns associated with outputs from IC38 and IC39 (74150) have a right to change every 5 sweeps. At the IC39 (74273) inputs to the display generators IC37, 38, and 39, (6571) however, the sweep patterns should not change more frequently than every fifteenth sweep. These last patterns show what the memory is requesting for each character position of ten dots by fifteen sweeps. Counting these dimensions is generally not necessary. Merely nothing that the fineness of detail is less at the input to generators than at the output is usually sufficient for trouble localizing.

The screen pattern for any significant bit input to the generators should be traceable back through corresponding pins of the sampling latch IC40 (74273) to the same significant bit of the internal data bus. But remember, the nth character in memory is held in the latch until an EOC pulse strobes the latch and increments the memory address. If sync and clocking are at work to keep the display pattern straightened up, any lack of correspondence of the patterns up the path can be discerned. Without sync, it may take both a photographic memory and a lot of luck -- but the chances are that you would not be needing that level of detailed trouble-shooting without sync, anyway.

In like fashion, grounding pin one of IC33(7LS157) forces MUX's IC33 and IC36 (74157) to select only graphic symbols from IC38 and IC39 (74150). This change is most apparent with a sync'd display, but some shift should usually be discernible in the pattern for any shift register input pin. The degree of change will depend on how frequently

the MSB is a one in the RAM. Correspondingly, the display probe on IC33-1(74157) will show which memory locations contain graphics or non-graphics characters. An MSB in memory is inverted in the latch to select graphics.

5.2.3 Localizing on the EOC (end of character) path

If you had dot clock input to shift register IC35-9(8274) but no strobe (IC35-7) to load the register, you will want to check back to where the EOC is generated by counting every tenth dot in In fact, failure of IC30 (74LS00) or other problems can permit it to count by other than ten, with some weird results in displays. Clock dots are discernible at the input ICl3-2. Slowing the dot clock (CCW on the "width" pot) makes these countable by eye. A piece of paper on the screen or a millimeter scale may help. Sync helps here but should not be necessary to array the pattern of dots into vertical bars. IC13-14 (74161) has half as many vertical bars but of double width. Pin 13 has narrow vertical white bars equal to twice the width of the bars on pin 14. The total pattern of pin 13 is repetitions of black, white, black, white, white vertical bars. The last two whites show as a double width white as the carry preloads a 6 into this 4 bit binary counter. This preload makes it produce a carry every tenth dot. If pin 13 looks right, chances are that all the rest is okay.

The tenth dot carry on IC13-15 is the EOC (end of character) signal. It should appear at the input to the symbol counter IC16-13. An inverse (negative true) of this pattern should be found as loading signals n latch IC40-11 (74273) and shift register IC35-9. Of course, if there is no dot clock, none of this paragraph is working properly. On the other hand, presence of dots anywhere does not leave much room for problems in the dot clock.

5.2.4 Localizing on the dot clock path

If either the shift register or the dot counter is getting dots, you are in for some detail checks of solder bridges to ground, a single

NAND gate in IC30(74LS00), or some such, because the clock is present at the other end of these places. If neither is present (and of course no EOC signals), then look for dots at the clock IC29-7 (745124). Using a voltmeter, check its "width" pot for the ability to vary IC29-2 from zero to 5 volts. Check also for the enabling portion of the horizontal blanking signal on IC29-6. This may be hard to see as a broad vertical bar in the presence of strong horizontal sync, but if desyncing gives you a torn version of it, it is probably okay. A voltmeter reading on IC29-6 of 5 VDC would be a continuous disable signal. Under proper conditions, the average of the horizontal blanking waveform reads typically 0.9 to 2.3 VDC on a meter at IC29-6. The value is under control of the "pos" pot which varies the time delay (and thus the average DC value) the the blanking monostable.

5.2.5 Localizing on the horizontal blanking path

Under the most ideal conditions of sync and blanking, events occurring during flyback, retrace, or blanking should not be visible. Note that opening R19 does not open the composite sync path at IC31-10 (7407). Therefore, sync, if operating, will reach the CRT sync circuits - regardless of what is done with the probe lead. Remember, even without sync working, most CRT's or TV's will find in many of the test signals something repetitious enough to sync on. There is usually a way to view sync-hidden signals by misadjusting the horizontal hold control of the CRT to force a "tear" in the picture. Then if the sweep rate is calibrated in time units, the signal can be measured in the torn portion. An example of this is horizontal blanking. Forcing a torn but stable pattern reveals a dark space in each sweep when looking at IC29-6 (74S124). Varying the "pos" pot changes the width of the space.

Typical values from stop to stop on the pot are about 10 or 20 microseconds (see section on time calibration) but, if you can

change it, it is working. Perhaps easier to see is its inverse - a logic high on IC34-5 (74123). For this, you should not have to force the tear. Horizontal blanking that is high logic will appear as a bright vertical bar at one or both sides depending on where the CRT is syncing. For most IC's, if Q is working, \bar{Q} probably is also. Take the easiest way down the localizing path first and back up to the harder ones only when necessary.

No horizontal blanking? How about the horizontal sync which triggers the IC34 monostable multi-vibrator to stretch the sync into a wider blanking? The carry-out of counter IC1-15 (74161) should have its inverse on IC34-9 (74123). This is a $4\frac{1}{2}$ microsecond pulse every $58\frac{1}{2}$ microseconds.

Actual horizontal sync is the same width, but 4½ microseconds later, and can be seen on IC3-13 (74LS02). Its inverse is one IC3-1 but is also mixed with vertical sync. Observation of a once-persweep, narrow vertical bar is probably sufficient to eliminate further details up this path, but if things are not clearing up, you may want to calibrate time as in 5.3.1.

If these are NOGO, is the system clock on edge pin 49 and is it reaching IC2-1 (74161)?

You can use your piece of paper or plastic millimeter scale to ratio the distance between leading edges of the bars. However, if the vertical bar pattern on IC2-14 is repetitions of black, white, black, white, black, white, black, white, white, then the binary 7 is apparently preloading on every carry and division is probably okay. (Compare this with the discussion of the dot counter in 5.2.3.)

Counting bars will only tell you how many of the $58\frac{1}{2}$ microseconds per sweep are visible on your CRT and usually does not contribute to trouble analysis.

IC2-2 has an inverted form of IC1-15 showing a dark bar every $4\frac{1}{2}$ microseconds, but division by 13 is difficult to ratio unless you have a rare CRT that has a horizontal width control that permits

shrinking the picture sufficiently to see both ends of the sweep. But then -- if any of IC2-11 (74LS138), IC2-13 (74161), IC2-15, or IC3-13 (74LS138) have an observable once-per-sweep bar, horizontal sync seems to be doing its job.

5.2.6 Sweep and symbol related counter patterns:

Verification of <u>sweep counter</u> test patterns is difficult in the absence of horizontal sync. Since the sweep counter is counting the carries from the same counter that generates horizontal sync, the presence of one signal without the other would indicate that the integrity of any missing path should be reestablished before proceeding. The clocking input IC15-1 (74393) is a once-per-sweep pulse which may not be in the visible portion of the sweep unless a tear is forced in the horizontal hold. All other patterns are stretched by the sweep into horizontal bar patterns with the exception of the reset IC15-2. The reset is like the clock on IC15-1 except a) it occurs every 15th sweep; b) it is a 4½ microsecond darkening instead of a brightening; and c) it occurs 4½ microseconds later (to the right) on the screen. It is therefore probably visible only under torn conditions.

Correct patterns for pins 3, 4, 5, and 6 of IC15 can be inferred from the timing diagrams. A quick check of proper operations and counting by fifteen can be made on pin 4. The pattern for IC16-3 is: every other pair of sweeps is white (2nd, 4th, and 6th pairs) followed by the single white 15th sweep during which the counter is reset. Symbol lines are perhaps better defined by the double black sweeps visible on IC15-13. These occur because of the adjacency of the first and last sweeps, which are both dark, while all even numbered sweeps including those during retrace are bright.

As further subcounting is done in the <u>line counter</u>, IC15-11 shows every other line (group of 15 sweeps) as dark or bright. Forcing a tear in the horizontal sync can permit staggering the gap

caused in each sweep. This can permit an alternate form of checking division by 15 (sweeps per line) in the sweep counter.

The MSB in the line count is white in the bottom half of the display. After the bottom bright trace of IC15-8, IC2-9 shows the bright inverse of 8 sweeps of vertical blanking at the bottom of the screen and the later sweeps normally hidden by the vertical blanking at the top of the screen.

Patterns for the <u>symbol counter IC16</u> (74394) can be directly inferred from the theory discussion and the pin outs of the 74393. The EOC pulses described in a.2.3 are seen as a vertical bar per symbol space on IC16-13. Successive divisions by 2 on pins 11, 10, 9, 8, 3, 4, and (if 64 symbol option, pin 5) are seen as fewer, wider bars. Reset will appear on pins 12 and 2 as it does at IC34-5. (Refer to Section a.2.5.)

The functions of IC12 (74138) and IC34 (74123) are not directly observable in the presence of sync. If no sync at all is reaching the raster, normal operation of IC34-13 can be noted as small (on the order of 30 nanoseconds) specks scattered in regular fashion throughout the raster. If sync is working operation may be inferred by noting rapid regular jumping of vertical sync when IC34-1 is held to ground.

The combination of IC34b and IC12 can be checked by grounding pins 4 and 5 of IC3. Under this condition, the normal output connection to the display will show repetitions of seven darkened sweeps of vertical blank followed by thirty visible sweeps of retrace allowance. Also, placement of the test clip on IC12-12 will show continuous repetitions of seven dark sweeps, eight white sweeps, seven dark, fifteen white.

The outputs of the symbol and line counters should show obvious = 2 relationships for ascending orders of bits. These patterns should be traceable through the MUX's IC's 17, 18, and 19 (74157) and decoder ICll to the associated RAM address input pins.

Normal events on the dot blank flip-flops IC32-2, 4, 5, and 8 (74LS74) produce vertical bars on a once per sweep basis. Position and width of the bars is variable by both "pos" and "width" pots. The waveform average of these waveforms read on a DC meter will also vary under control of these pots. If sync prevents visual observation of these pulses, DC voltage variations by the pots can be taken as proof that the variable width dot blank is reaching the right places.

5.3 Diagnostic aids

Viewing the display in normal conditions gives information on where to start troubleshooting. A blank screen directs attention to sections 3.2.1 through 3.2.5, which look for dynamically changing patterns originating in a sequentially scanned memory, being translated in the ROM's and being shifted out of the register. In the process, dot clocking and EOC signals are investigated as necessary.

A dynamic but useless display in normal conditions, on the other hand, directs attention to the subcounters and decoders which control memory address, the blanking of the display borders, and the orderliness of symbol element display.

Thoughtfully examining the display can give valuable clues for trouble localizing. Torn-up symbols logically relate to the sweep counter and its derivatives in the line counter and vertical blanking. Wrong symbol displays indicate a need to also verify dynamic signal paths between symbol and line counters, or the ability to load memory properly. Since many of these are interrelated in unpredictable syndromes, it is impractical to anticipate all combinations here. Problems relating to data exchanges between the memory and/or keyboard and the system CPU are not peculiar to the video display and should be approached in whatever is your standard method for handling problems with memory or peripherals.

5.3.1 Time calibration

In verifying the timing diagrams related to horizontal sweep rates, the 4½ microsecond wide bars on IC1-14 (74161) give a quick idea of how much of the timing diagram will show on your TV. A 50 microsecond block is indicated on most of the timing diagrams, but a typical TV might show five white and give black bars on IC1-14 for a total display of 45 microseconds. Remember also that horizontal sync may permissibly vary widely, so that your picture may start at a different point in comparison to the arbitrary marks on the diagrams.


Calibration of the vertical dimension or vertical sweep time base is perhaps easiest by looking at IC15-3 (74393). The leading edges (measuring top to bottom) of the groups of white sweeps are 15 sweeps or 877 microseconds apart. A 16 line (240 sweep) visible raster is 14.04 milliseconds, and vertical sync recurs every 277 sweeps or 16.205 milliseconds.

Occasionally, an integrated circuit is itself defective. You can sometimes determine this by swapping ICs from one location on the board to another -- i.e., ICs that are used in more than one location (like memory). If you find that you were supplied with a defective chip, it will be replaced free (see the warranty information sheet included herein).

6. VTI theory of operation and block diagrams

The principal functional blocks which form the video terminal interface are shown in figure B-1. The on-board memory is connected in parallel with the keyboard input port to an array of I/O buffers driving the Altair data bus. This allows the transfer of information between the memory and the data bus or between the keyboard and the data bus. These data transfers are controlled by logic driven from the address and control lines. For example, the processor can read or write a location in memory just as it would with any main memory -- it outputs the memory address (16 bits) while signaling a read or a write by the state of the control bus. The six most significant address bits are compared to the jumper selected bits (as discussed in section 22). If these bits match, then the remaining 10 address bits are gated through to select the memory location. At this time the appropriate bus drivers are enabled to read from or write into memory, according to the control bus command. If the control bus signals neither a memory read nor a memory write, but rather an input instruction, then the keyboard buffer is enabled instead of the memory. Note that the input port address (8 bits) is the same as the most significant byte of the 16 bit memory address. When the processor is not accessing the video terminal, interfacing with an input of memory instruction then the video refresh circuitry takes control of the memory. The memory locations are scanned by the control and sync generator, with the memory data being fed into a character ROM. This read-only memory stores the video dot pattern of each ASCII character. The character font is a 7 X 9 matrix, so that each ASCII character has 9 memory blocks 7 bits wide in the ROM. Thus, each line of characters on the TV screen results from many sequential scans through a line of memory locations. Each scan increments a counter so that the ROM reads off the next line of the dot matrix. Each clock of 7 bits read from the character ROM is loaded in parallel into a

shift register and shifted out serially. This signal is then mixed with the video sync signals to form the composite video output.



A more detailed view of the board circuitry is shown in the schematic diagram at the end of this volume. We are now going to examine the board in some detail to see how it performs its various functions. The level of complexity is fairly high; not all readers will find it useful.

Look at the schematic and note that all the on-board memory, data latches, and bus drivers are connected to a common on-board data bus. This bus can be driven by, or can drive, the S-100 data bus. We will be referring to the video terminal interface (VTI) data bus as the on-board bus, and the S-100 bus as the external bus.

Another point of terminology is <u>sweep</u> vs <u>line</u>. Each character on the TV screen consists of a selection of dots in a dot matrix that is seven dots wide by nine high, embedded in a field of ten by fifteen dots (to provide space between characters). So the TV picture tube must sweep fifteen times to produce one line of characters.

The following discussion applies equally to the 32-character line and the 64-character line options.

6.2 Symbol generation

With a low on the OE (output enable) line from IC9 to the RAM (random access memory) pins 9, the addressed portion of the RAM is continuously sent to the internal data bus in the refresh mode. Eight-bit display data on the internal data bus is sampled and held in the latch IC40 whenever there is coincidence (in IC30) of a dot pulse from the dot clock IC29 and an "end of character" (EOC) signal (tenth dot carry) from the "dot counter" IC13. In the absence of a one in the MSB (most significant bit) from the latch, MUX's (multiplexors) IC33 and IC36 pass the seven-dot conversion pattern of this display data from the character-generating ROM (read-only memory) IC37 to the least significant bits of the output shift register IC35. When the eighth bit specifies that graphics are being generated, these MUX's switch to select all ten bits of the data for the shift register from IC38 and IC39. IC37 and IC38 are, in effect, the graphics generation ROM.

In the case of non-graphics characters, the first three dots of every character space are always low to create spaces between letters. Note that, while the latched data for the nth character position of the sweep is identical for fifteen consecutive sweeps, the ROM output may vary in each sweep, according to the additional addressing from the sweep counter half of IC15. The sweep counter is self-resetting after every fifteenth sweep, and this resetting action is accumulated in the line counter half of IC15.

In similar fashion, the dot counter IC13 is self-resetting every tenth dot, and its output is accumulated in the symbol counter IC16. The combination of line and symbol counter outputs determine the address of each individual character stored in the memory (IC's 20 through 28). Since all of these counters (dot and character,

sweep, and line) are reset by appropriate relationships to the horizontal and vertical sync (respectively) of the TV raster, the lowest memory address will always contain the record for the top left corner of the TV display. Corresponding relationships are similarly maintained between other addresses in memory and positions in the display field.

6.3 Raster and timing

Horizontal sync, vertical sync, and vertical blanking are timed by subcounting the absolute frequency system clock. Horizontal blanking is initiated at the end of sweep by subcounting the variable frequency dot clock IC29, and blanking is maintained by a variable-duration one-shot IC34. Varying the "pos" pot changes the one-shot delay and thus the position in the next sweep where the display is again unblanked. Varying the dot clock frequency ("width" pot) changes the rapidity with which the full line character count will accumulate to initiate horizontal blanking and therefore the distance across the screen that is used for display.

The system clock is divided by nine in IC1 and again by thirteen or fourteen in IC2. A carry on exit from the highest (16th) state (all four output bits = 1, or binary 15) is used to preload a binary 3 into the same IC2 so that it may again divide by 13 or 14. This binary 3 at the IC2 outputs will therefore last for one-thirteenth or fourteenth of the period between carries and is passed through IC3a to the TV for horizontal sync. The same carry triggers the horizontal blanking one-shot. The carry is also used to clock the 4-bit binary sweep counter (IC15a) which is used both to address the character generation ROM and to signal the line counter IC15b every fifteen sweeps that a new display line is being addressed.

When 16 line counts (16 X 15 = 240 sweeps) have accumulated in ICl5b, the carry resulting from the transition from its binary 15 state to its binary zero state is inverted by IC5 to set the vertical blanking flip-flop IC4. In addition to blanking the screen,

IC4 also enables the 1 of 8 decoder IC12. After eight blanked sweeps have been counted by the sweep counter IC15, Pin 14 of IC12 will go low, producing a vertical sync pulse.

This vertical sync lasts the seven more lines until ICl5a resets itself and advances the line counter. IC3 ANDs this vertical sync with the horizontal sync carry, so that the interruptions in the wide vertical sync pulse maintain horizontal sync.

Further subcounts fo the sweep and advances of the line counter accumulate in IC15 until IC12 decodes the 37th blanked sweep to trigger the pulse stretcher IC34. (Line counter = 2 and sweep counter - 7.) IC34 is a very short duration one-shot which terminates the vertical blanking (disabling IC12) and also resets the sweep and line counters for top of the page addressing. The subsequent termination of horizontal blanking has the character counter IC16 reset to prepare all addressing from the top left of page as described below.

6.4 Symbol and raster synchronization

Termination of the horizontal blanking one-shot IC34a reenables the dot clock oscillator IC29a but does not unblank the screen. At this time, symbol count addresses are set to zero, but the data latch IC40 contains unrelated data sampled with some previous address. Similarly, the shift register IC35 contains old data. The screen has been darkened by the dot blank flip-flops of IC32 which have been held set by the horizontal blanking. The symbol counter IC16 MSB is presenting a zero to the D input of flip-flop IC32, however. After the first ten dots from the dot clock, the shift register (which is shift-clocked by dots) is emptied and the EOC (end-of-character) signal from the dot counter IC13 sends load signals gated through IC30 to both the data latch and the shift register. Since propagation time through the ROM's and MUX's is not zero, the latch now contains beginning-of-line data, but the

register is loaded with different but still useless data. The same end-of-character pulses, however, have advanced the symbol address in ICl6 by 1 and have also propagated the zero at the input of the first D Blk (dot blank) flip-flop to the second flip-flop. The ROM and MUX paths present valid first symbol data to the shift register so that the second OEC pulse loads first symbol dots into the shift register and second symbol data into the latch. They also propagate the zero through the second dot blank flip-flop so that the screen is unblanked for the first symbol data shifted out of the register by the subsequent ten dots.

When the 32nd (or 64th) end-of-character pulse accumulated in the character counter, it loads the data latch with the 32nd (or 64th) character and the register with the next-to-last character. Simultaneously, the MSB of the symbol counter presents a 1 to the dot blank flip-flops, and the next 20 dots shift the last two symbols out to the video, and the 1 through the flip-flops to blank the screen in the 33rd (or 65th) character position. The dot clock runs, and the dot and symbol counters keep accumulating, but the MSB of the character counter maintains its 1 input to the dot blank flip-flops until either double the number of symbols is counted or, as normally, horizontal sync and horizontal blanking occur to stop the dot clock, reset the symbol counter, and reaffirm the dot blank.

Clocked by the sweep counter reset, the line counter will increment every fifteen sweeps until the vertical blanking process described above resets the MSB's of the addressing system.

6.5 External bus and keyboard interfacing

The comparator IC6 compares the 6MSB's of the external address bus with the jumper pattern selected for display memory addressing.

In the switched condition, RAM address is determined by the ten LSB's on the external address bus instead of by the combination of the line and sumbol counters used in the display refresh mode. The BS- strobe also enables the line drivers that put internal data bus information onto the external data bus. If INP+ (pin 46) is also true, keyboard data latched in IC41 will be sent to the CPU via the line drivers. The MEMR+ singual, if present, similarly enables the memory output to the on-board bus. If MWR+ (pin 68) is high with BS-, the line receivers are enabled by IC7's to transfer the external data bus to the internal data bus and write it into the on-board RAM. In this way, CPU data can be written into display addresses, keyboard data can be input to the CPU. Keyboard data can be latched into IC41 in repsonse to "key pressed" strobes of jumper selected polarity. A jumper pattern to pin 4 of the external bus permits sending an interrupt request to the CPU when the latch IC41 is updated by a "key pressed" strobe.

7. Software

7.1 Video Typewriter:

Both the input to and the output from a computer is ordinarily a string of characters, whether it be characters typed in from a typewriter-like keyboard or output from the computer to a printer. Not all of these "characters," however, strictly correspond to a printed symbol, like a letter. Consider the output to a printer. Some "characters" will cause the printer to perform some function other than a keystrike -- such as carriage return or backspace.

The VTI is essentially a block of memory, and at the hard-ware level does not distinguish between characters and other functions. Without an intervening program, the VTI would send a "carriage return" on to the screen or a symbol, rather than returning to the beginning of the line.

We include here a program that accepts a string of ASCII characters and causes them to appear on the screen exactly as the characters would be printed by a printer. "Carriage return" causes the cursor to return to the beginner of the line, "line feed" causes it to move down one line, and so forth.

The program includes a keyboard input routine, which puts the characters you type on the keyboard directly onto the screen, with proper carriage return, line feed, and other functions. Load the program as written. To use the computer as a "TV typewriter," connect the keyboard to the parallel input port provided on the video board.

This program when executed at address \$000 causes characters typed in at the keyboard to appear on the screen as they would be printed by a printer.*

The principal usefulness of the program is to interpret the output of another program which would ordinarily be sent on to a printer, so as to put the appropriate visual display on the screen.

^{*}This program assumes the user has a defined stack area. If you have no preassigned stack location, execute a LXI SP, ØFFFH.

Programs ordinarily send a character from the accumulator to a serial output port in response to the instruction "out". The following program includes a subroutine called "out," located at address 1DØØH. When called, this subroutine interprets the character in the accumulator as required to put it on the screen. In converting a program to run with the VTI, substitute "call out" for the output instruction.

VIDEO TERMINAL SOFTWARE - COMMAND SUMMARY

	Control Character	Function
Cursor Controls	H R L U D E X	Home Cursor Cursor Right Cursor Left Cursor Up Cursor Down Erase Screen delete character
Mode Commands	I T F N S	Insert/delete mode set Text (reset I/D mode) auto line Feed mode set Normal TTY (reset ALF mode) Scroll mode set Page (reset scroll mode)

Line feed advances cursor one line, exception last line in scroll mode; then cursor fixed, and page scrolls.

Carriage return retreats cursor to beginning of line, blanking line from end unless I/D mode set.


7.2 Graphics

The PolyMorphic VTI includes full graphics capability. Any or all character locations on the screen can be used in a graphics display.


When a screen location is part of a graphics display, it is subdivided into six parts, thus:

5	2
4	1
3	Ø

(NOTE: Graphics display uses the entire screen location, including the border area that is kept dark to provide space around other characters). Each of the six "cells" of the screen location corresponds to one bit in the byte stored in the screen location. The "zero bit" corresponds to cell Ø, etc.:



Ø is "on" or "bright," 1 "off" or "dark." Thus, storing Ø11Ø1ØB (6AH) at a screen location produced this graphic at that location:



In the appendix is a chart of all 64 possible graphics characters, with their associated hex values.

The following "game" program, called LIFE, originally invented by John Conway and popularized by Martin Gardiner in his "Mathematical Games" Section of <u>Scientific American</u> in 1970, illustrates the power of the graphics capability.

LIFE depicts the birth, growth, and death of a culture of cells. When a cell has one neighbor or no neighbors in the eight cells adjacent to it, it dies of loneliness. When it has four or more neighbors in the eight adjacent cells, it dies of overcrowding. It survives into the next generation whenever it has two or three neighbors. So a cell may live for just one generation, or may live for as long as the culture lives (or anything in between). A cell is born whenever an empty cell location has exactly three neighbors. (Cells are trisexual.)

The game begins with an initial entry, or Divine Creation, of a seed organism (group of cells). The initial entry can be as simple or complex as you like. The life cycle of the resulting culture arises entirely from the nature of the initial entry given the rules of LIFE.

The following program executes the rules of LIFE on the video screen in graphics. Load both programs at the addresses indicated. Execute the screen clearing routine at ØFØØ. If your system has a stack area already allocated, then you need not set the stack pointer. If the stack is not already initialized, set it with a LXI SP, ØFFFH. Then you are ready to load an initial generation (by using the hex-to-equal-graphic table in appendix D) memory locations in the middle of the screen (such as 8AlØH). When you are satisfied with your initial organism, execute the LIFE routine at address zero.

	Video Typewriter Routine Stoke AT 3800 Run AT 2000							
Hexi		ima	1		Mnemonic			
Addr	ess		Op Code		Instruction	Comments		
			COUE	04.00	SCRN-EQU 8800HF400	*VIDEO SCREEN ADDRESS		
9999						ACTOROCT TODE CUMPOL HUNED CURCO		
9999						*STORAGE FOR SYMBOL UNDER CURSO		
8668				0120	STS-EQU 1CFFH 30/5 STS-EQU 1CFEH 30/6	*STORE OUTPUT MODE		
6666				0T20	COK2-EGO ICECH	*STORE RELATIVE CURSOR LOCATION		
8000				0740	SEND-ERO OFU L-	*1ST BYTE OF SCREEN END		
8668					LINE-EQU 64	*LINE LENGTH		
0000					CS-EQU OFFH	*CURSOR SYMBOL (RUB OUT)		
9999					LT-EQU 3FH	*LINE TERMINATION CHARACTER		
9699					KBD-EQU 88HF8	*KEYBOARD PORT ON VTI		
9999				0190	ONG COOC /			
0000				0200	FXI H'0			
0003	22	FC	1C	0210	SHLD CURS			
8006	70			0220	MOY A,L			
9997		FΕ	10	0230	STR STS	*SET UP NITH CLEAR SCREEN		
OOOA				0240	LXI H, LOOP	*AND CURSOR AT UPPER RIGHT		
000D				9259	PUSH H	*USER MUST DEFINE OWN STACK AREA		
999E		65	1D	9269	JMP FF			
0011					LOOP-EI			
0012		14	aa	0320	JMP LOOP			
0015	U .S		•	0330		*RESTART 7		
8558	NΡ	00			IN-IN KED	*INTERRUPT DRIVEN KEYBOARD		
003A				0345	ORI 80H	THE CANOT FATTER RETOURNS		
				8358	ORI 80H			
003C		ខឲ		0360	MOY B.A			
003E		~~	4.6	0370	CALL OUT			
003F		66	ID					
0042				0380	MOV A.B			
0043	C9			0400	RET ORG 1000H ³¹⁰⁰			
0044				9599 4696	ORG 1000H 5"	•		
1000		FC	10		OUT-LHLD CURS	ABUT BELOTTUE OUDCOD IN D		
1D03				1010	XCHG	*PUT RELATIVE CURSOR IN D		
1D04		99	୫୫	1020	LXI H, SCRN	*PUT SCREEN BLOCK ADDRESS IN H		
1007				1030	DAD D	*GET ABS CURSOR LOCATION		
1008				1040	NOV B.A			
			1C					
100C	77			1060		*PUT BACK CHAR UNDER CURSOR		
1000	78			1070		*CHECK*		
1D8E	FE	88		1100		*CTL H FOR HOME		
1010	СĤ	50	10	1110	JZ HOME	•		
1D13	FE	85		1120	CPI 85H	*CTL E FOR ERASE		
1015				1130	JZ FF			
1D18				1140	CPI 92H	*CTL R FOR RIGHT		
			1D .	1150	JZ HT			
101D				1160		*CTL U FOR UP		
			10	1170				
1022						*CTL L FOR LEFT		
1024				1190	JZ BS			
1027				1192		*CTL D FOR DOWN		
1021				1194				
1029 1020				1200		*CTL X (DELETE CHAR)		
			1D	1210		- Old in Charle China		
エレスと	U.M	22	TD	+210	VE NO			

		AND A SAN INCENT ACET TIME
1D31 FE 89		*CTL I FOR INSERT (SET I/D)
1D33 CA 86 1D	1230 JZ SID	
1D36 FE 94	1240 CPI 94H	*CTL T FOR TEXT (X I/D)
1038 CA 81 10		
1038 FE 86	1260 CPI 86H	*CTL F FOR FEED (SET ALF)

103D CA BC 1D		SOTE N. COD HODBOL TILL AN OLD
1D40 FE 8E	1271 CPI 8EH	*CTL N FOR NORMAL TTY (X ALF
1042 CA C7 1D		
1D45 FE 93	1280 CPI 93H	*CTL S FOR SCROLL (SET SCRL)
1047 CR 02 10	1290 JZ SSC	
1D48 FE 90	1300 CFI 90H	*CTL P FOR PAGE (X SCRL)
	1310 JZ RSC	
1D4F FE 8A	1320 CPI SAH	*LINE FEED
	1330 JZ LF	
	1340 CPI 8DH	*CARRIAGE RETURN
1054 FE 80		*CHRRINGE RETORM
1056 CA 21 1E	1350 JZ CR	
1059 C3 45 1E	1360 JMP DEF	*ANY OTHER CHARACTER
1D5C 21 00 00	1360 JMP DEF 2000 HOME-LXI H,0	*HOME CURSOR
105F 22 FC 1C	2010 SHLD CURS	
1062 C3 6F 1E	2020 JMF OUT1	
1065 21 AA 88	2030 FF-LXI H. SCRN	*FORM FEED
4050 75 75	2050 NIPE-MVI M.IT	*LINE TERMINATION CHAR 7FH
1068 23	2000 HIV U	
106H 23	2000 130 N	
	2070 MOV A.H	*CODEEN ENDS
1D6C FE 8C	2080 CPI SEND	*SUREEN END?
1D6E C2 68 1D	2090 JNZ WIFE	
1D71 C3 5C 1D	2100 JMP HOME	*CLEAR, GO HOME
1D74 13	2110 HT-INX D	*CURSOR RIGHT
1D75 EB	2120 XCHG	
1076 22 FC 1C	2130 SHLD CURS	
1079 C7 6F 1F	2140 JMF OUT1	
107C 21 C0 FF	2150 YT-LXI H, 0-LINE	*CURSOR UP
	2160 DAD D	- Conservation
	2170 SHLD CURS	
1083 C3 6F 1E	2180 JMP OUT1	
1086 3A FE 1C	2190 SID-LDA STS	*SET IZD MUDE
1D89 F6 01	2200 ORI 01H	*RIGHT BIT =1
1D8B 32 FE 1C	2210 STA STS	
108E C3 6F 1E	2220 JMP OUT1	
1D91 1B	2230 BS-DCX D	*CURSOR LEFT
1091 18 1092 EB	2240 XCHG	
1092 ED 4002 20 EC 4C	2250 SHLD CURS	
1073 22 FG 15	2200 JHC 0003	·
1096 US 61 1E	2260 JMP 0UT1	ADUD OUT IS TWO SET
	2270 RO-LDA STS	*KUD UU1 17 170 361
1D9C 1F	2280 RAR	-
1D9D D2 91 1D	2290 JNC 85	
1DA0 23	2300 SWAP-INX H	*DEL CHAR, SWAP LINE IN
	2310 MOV A,M	
	2320 DCX H	·
	2330 MOV M.A	
	2340 INX H	
	2350 MOV A.L	
	2360 ANI 3FH	
1DA6 E6 3F	\$500 BUT 2CM	

			•		· -	
1DAS	02	R0	1D	2370	JNZ SWAP	
1DAB	28			2380	DCX H MVI M, 7FH JMP OUT1	•
10AC	36	7F		2390	MVI M.7FH	
1DAE	C3	6F	1E	2400	JMP OUT1	
1D81	38	FE	1C '	2410	RID-LDA STS	*RESET I/D MODE
1084	E6	FE		2428	ANI ØFEH	*RIGHT BIT =0
					STA STS	
					JMP DUT1	
						*SET ALF MODE
						*2ND BIT LEFT =1
					STA STS	
1004	6.3	6F	1 F	2489	JMP OHT4	
1007	3A	FE	10	2482	RALF-LDA STS ANI ØBFH STA STS	*RESET ALF MODE
1DCA	E6	8F		2484	ANI ØBFH	*2ND BIT LEFT =0
1000	32	FE	10	2486	STR STS	
1DCF	C3	6F	1E	2488	JMP OUT1	
1002	38	FE	1C	2490	SSC-LDR STS	*SET SCROLL MODE
1005	F6	80		2500	ORI SØH	*LEFT BIT =1
					STA STS	
1008	03	6F	1 F	2520	JMP OUT1	
1000	38	FE	10	2530	RSC-LDA STS	*RESET SCROLL MODE
1DE0	Εć	7F		2540	ANI 7FH	*LEFT BIT =0
					STA STS	
1DE5	C3	6F	1E	2560	JMP OUT1	
1DE8	21	40	00	2570	LF-LXI H,64	*LINE FEED *ADD 64 TO REL CURSOR
1DEB	19			2580	DAD D	*ADD 64 TO REL CURSOR
		FE			LDA STS	
1DEF	17			2600	RAL	
10F0	DC	F9	1D	2610	CC SCRL	*CHECK SCROLL *UPDATE CURSOR LOCATION
1DF3	22	FC	10	2620	SHLD CURS	*UPDATE CURSOR LOCATION
1DF6	U3	6F	1E	2638	JMP OUT1	·
1019	70	~ .		2640	SCRL-MOV A.H	*SCRULL ROUTINE
10FH	7 E	194		2530	CPI 4	FUEL NOT DO NOTHING
1010	0.0			2000	RC PUSH H	*IF NOT, DO NOTHING
						*TAKE IT FROM THE TOP
					LXI H, SCRN+LINE	*IRKE II PRUB THE TUP
1E01					SWP-MOV A.M	*CDOD CHODOCTED
1E05					INX H	*UKHB CHHKHUIEK
1806						*GET ADDRESS ONE LINE UP
1807				2130		*PUT CHARACTER THERE
1E08					INX H	*FOI CHARACTER THERE
1E09					XCHG	
1E0A					MOV A.H	
						*SCREEN FINISHED?
						*THE NEXT CHAR IF NOT
1E10					XCHG	THE NETT CHIN AT HOT
					MVI B. LT	*BLANK LAST LINE
1E13					LAST-MOV M. B	
1E14				2820		
1E15					MOV R.L	-
					CPI 0	
					JNZ LAST	

1E18	E1		2860 POP H	*GET BACK REL CURSOR
1610	11 U	U FF	2862 LXI D.0-LINE 2864 DAD D 2870 RET	. Malle . Mr. alie . 1115
16.1F	19		2864 DHD D	*MOVE UP ONE LINE
1E28	<u></u>		2870 RET	
1E21	3H F	E 10	2890 CR-LDA STS	*CHRRIAGE RETURN
			2900 RAR	· · · · · · · · · · · · · · · · · · ·
				*INSERT/DELETE? IF SO, DON'T
			2920 SLOP-MVI M.LT	*SCRATCH END OF LINE
			2930 INX H	
1E28	3E 3	F	2940 MVI A,3FH	*MAKE 1FH FOR 32 CHAR LINE
			2950 ANA L	
		8 1E	2960 JNZ SLOP	
1E31 :	2B		2970 DCX H	
1E32	3E C	Ø	2980 BACK-MVI A,0C0H	∗GO TO BEGINNING OF LINE
1E34 F	ĤЗ		2990 ANA E	
1E35 S	5F		3000 MOV E.A	
1E36	3A F	E 10	3020 LDA STS	*GO TO BEGINNING OF LINE
1E39 :	17		3030 RAL	·
1E3A 1	17	_	3040 RAL	
1E3B [DA E	8 1D	3040 RAL 3050 JC LF	*CHECK RUTO LINE FEED
1E3E 8	E.B.		3052 XCHG	
			3055 SHLD CURS	
			3060 JMP OUT1	
				*DEFAULT ROUTINE, CHECK I/D
1E48 1	LF		4010 RAR	
1E49 D)C 5	: 1E	4020 CC INSR 4030 MOV M.B 4040 INX D	*INSERT IF NOTED
1E4C 7	70		4030 MOV M.B	*STUFF CHARACTER
1E4D 1	13		4040 INX D	*INCREMENT CURSOR
1646 E	:8		4050 XCHG	
			4060 LDA STS	
1E52 1	17		4070 RAL	
1E53 D)Ü FS	9 10	4080 CC SCRL	*CHECK SCROLL
			4090 SHLD CURS	*UPDATE CURSOR
1E59 C	:3 6F	- 1E	4100 JMP OUT1	
				*MAKE SPACE FOR INSERT
			4210 MOV A, M	
			4220 LDA STR	•
1861 7				*REPLACE CHAR UNDER CURSOR
1E62 2			4240 SHFT-INX H	*MOVE LINE OUT
1E63 4			4250 MOV C. M	
1864 7			4260 MOV M, A	
1865 3			4270 MYI AJ3FH	
1867 A			4280 ANA L	•
1E68 7			4290 MOV A.C	
		2 1E		
1E60 7			4310 MOV M,A	
1560 E	il.		4320 FOP H	
#1555 0 #1505 0	 Er	1.46	4330 RET 8000 OUT1-LHLD CURS	ANCED CHOCOD ON CODECH
1E72 7			S010 MOV A,H	THEER COMPUR ON DUREEN
1E73 E			8020 ANI 3	
75(7 5	. O 02	•	POSS HAT S	

1E75 67 1E76 22 FC 1C		MOV H.A SHLD CURS	
1E79 11 00 88		LXI D. SCRN	*INDEX BY SCREEN ADDRESS
1E7C 19	8070	DAD D	
1E7D 7E	8080	MOV R.M	*STORE CHAR UNDER CURSOR
1E7E 32 FF 1C	8090	STA STR	
1E81 36 FF	8100	MVI MJCS	*STUFF NEW CURSOR SYMBOL
1F87 C9	S116	E-F T	

Life	for	the	VTI	•		
			• • •	04 00	YADD-EQU 8800H F800	*VIDEO BLOCK ADDRESS
0000				0440	MOND ETHI MEMBER	*MASTER COPY ADDRESS
9999				9129	SADD-EQU 0800H2 (20	*SLAVE COPY ADDRESS
9999				0120	MAD-EQU 03H	*1ST BYTE OF MADD
9999					SAD-EQU 08H	*1ST BYTE OF SADD
9999					LINE-EQU 64	*LINE LENGTH
0000				04.50	TADD-EQU 0208H 2208	*TABLE (MASK & SCRATCH)
0000				6478	TAD-EQU 02H	*1ST BYTE OF TADD
0000				0475	CADD-EQU 0180H2180	*COUNT ADDRESS (GENERATIONS)
8899		~~	~~	0180	LXI H, TADD	*SET UP MASK TABLE
0000			02	0185		*FIRST MASK FOR TABLE
9993						*GETS EIGHT SPOTS
0005		୪୪		0200		40213 E10111 21 012
0007				0210	INX H	•
9998				9229	DCR C	
0009						*IN TABLE.
ØØØA		67	ยย	0230 0240		*THEN MASK FOR NEXT LOWER BIT
000D				0240		*GETS THE NEXT EIGHT.
000E						*SAVE SLAVE ADDRESS
6011		99	98	0254		*FOR USE IN LOOP
0014				0256		
0015			01	0258		*SECOND BYTE TO START COUNT.
0018				0260	1 V 1 B V666_46B.>	*SET UP FOR SHAP FROM
001A				0270		*SCREEN TO SLAVE WITH SLOP.
991D		CO	67	0280	LOOP MOY A.M	*GRAB CHAR, BEGIN MAIN LOOP
0020						*COMPLEMENT FOR TRUE LIFE
9921				0284	CMA	*STORE ON OTHER COPY.
0022				0286	STAX D	*NEXT
0023				0288	INX H	*SPOT.
9924				0290	INX D	*CHECK
0025				0292	MOV A.H	*LAST THREE BITS OF 1ST BYTE
0026				0294	ANI 7 CPI 5	*FOR END
0028				0296	TN2 1 000 ~~>	*OF COPY PLUS SLOP.
002R				0298	LXI H, SADD-40H>	
002D				0300	LXI D, MADD-40H >	
0030		CO	02			*10 BESTER
0033					SWAP MOV A, M	
0034				0314	STAX D INX H	
0035				0316		
4936				0318	INX D	
0037				0320	MOV A.H	*WITH SLOP
0038				0324		*WP TO HERE.
993R				0326	JNZ SWAP >>	*SET UP FOR COUNT
-003D				0330		
9949				0340		*WATCH THE ZERO AND CARRY!!
- 9943		80	01	0350		THE ALKO THE CHART.
0046	68			0360	MOY EVE	

						•	
	9947	23			0370	COUNT INX H	*NEXT SIGNIFICANT DIGIT *NEXT DOWN ON SCREEN *ZERO FLAG TO INCREMENT
	9948	98			0380	DCX B	*NEXT DOWN ON SCREEN
	й й 49	C2	4 D	99	0390	JNZ NOINC ->	*ZERO FLAG TO INCREMENT
	004C	34			8499	INR M	
	004D	1A			0410	NOINC LDAX D	*ARE WE TO END *OF COUNT (STORED AT CADD)?
	884E	BD			0420	CMP L	*OF COUNT (STORED AT CADD)?
1	994F	DA	58	99	0430	JC OUT	*YES
	0052				8448	MVI A. ØBAH	*NO, CHECK FOR
	9954				0450	CMP M	*NO, CHECK FOR *DECIMAL CARRY IN ASCII.
	GASS	62	58	99	$aA \in a$	TM7 LCDC	±-λ/Ω
	0058	3E	80		0570	OUT MYT B. ABAH	*YES, ZERO THAT DIGIT
	005R	77			0580	MOV M.A	*AND REPLACE MEMORY.
	005B	7E			0590	HERE MOV A.M	*GET MEMORY
	0050	82			9699	STAY R	*YES, ZERO THAT DIGIT *AND REPLACE MEMORY. *GET MEMORY *AND VIEW IT *UNTIL ALL DIGITS ARE VIEWED. *CHECK MOST SIGNIFICANT DIGIT *AGRINST NEYT MOST.
b	005D	02	47	йЙ	0640	JNC COUNT	*HNTI) ALL DIGITS ARE VIEWED
	ааба	2R	•		0620	מעה המפונו	*CHECK MOST SIGNIFICANT DIGIT
	0061	RE			0620	CMD M	*AGRINST NEXT MOST:
	0062	CB	67	aa	0030	CMP M JZ THERE	*POTU 7EPO? EVIT
	0065	EE	~,	90	0040	XCHG	END INCOFACE
	9966					INR M	*NO, INCREASE *END OF COUNT.
			oc.	92		THERE LXI H, MADD-LIM	TEMP OF COUNT. DE_4
	30.50	4.7	200			1 A 1 A 2 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3	COMMINION FOR TABLE
سن	-000th	44	N6	aa	4000	BUTE IVI B THEF	*BEEHAA AP LIST
	0000	90	V0	99	4000	STIE LAI STINST	*1.000 DEC1100 OD
	000F	9C		`	1070	SII LUHX 6	*LUMD FORUVO UF.
	0010	er Do	07	aa.	1100	KKC	*GET IN PUSITION FOR THBLE. *PSEUDO OP LIST *LOAD PSEUDO OP. *CHECK RIGHT BIT FOR *CELL CHECK FROM SAME BYTE *NO. NEXT BYTE? *YES *NO. ALL NGHBRS DONE THIS BYTE *VES
š.	0071	02	σſ	ยย	1110	JNC KU!	*CELL CHECK FROM SHIRE BYTE
	0074	0F	~~	00	1120	RRU	*NU. NEXT BYTE?
-	_00/2	02	83 ~~	ល់ស	1130	JNC ONE	*YES
i,	978	FE	FU	.4444.	1140	CPI 0F0H	*NO. HLL NGHBKS DUNE THIS BYTE
	22111	_		~~	7700	CITO DOINE	''' -
	007D		30	96	1170	TXI D'TINE-3	*NEXT LINE ON 3X3 MATRIX
	0080				1180	DAD D	*INCREMENT BY LINE-2
سن	-9981		02				*BY LINE-3+1, SINCE WE NEED
	0083				1210	ONE INX H	*A +1 ANYWAY
	0084		3F			ANI 3FH	
	98896				1220	RLC	*ZERO CARRY BIT AND
	0087				1230	<u>ROI</u> RAR	*GET IN POSITION
	0088				1240	INX B .	*FOR THIS AND NEXT PSEUDO OP
	0089	5F			1250	MOV E.A	*2ND BYTE FEEDS MASK TABLE
	008A	1Ĥ			1260	LDAX D	*LOAD MASK FOR BIT
	008B	A6			1270	ANA M	*AND CHECK IT ON THE MASTER
<u>i</u>	008C,	, CA	6F	99	1280	JZ BIT	*NO LIFE, NEXT BIT
	008F	EΒ			1290		*BRING DOWN SCRATCH
	0090	3 E	97		1300	. MVI ALÓZH 🚉 🗎 🗀	*ADDRESS TO STORE NEIGHBOR
	0092	Ĥ5			1310	ANA L	*COUNT CODED BY BIT #
	0093	6F			1320		
	0094	34			1330		*COUNT ONE NEIGHBOR
	0095				1340		*GET MASTER COPY
					•		

Go To Pg. 64

<u>445</u>	96 03	6F	99	1350 JMP BIT	*AND GET NEXT BIT IN BYTE
4 AB	99 01	BF	FF	1360 DONE LXI B. 0-LINE-1	∗GO BACK TO BYTE.
	90 99			1370 DAD B	*THAT ME, KE MAKKING ON
	D 1E			1375 MYI E.0	*ZERO SCRATCHPAD BYTE #2
	F E3			1380 XTHL	*MOVING ON TO SLAVE COPY.
	97			1390 LOAD SUB A	*ZERO A SO WE CAN
	11 12			1400 STAX D	*ZERO NEIGHBOR COUNT
	92 79			1410 MOV R.C	*GET INVERTED BIT MASK
	43 ØF			1420 RRC	*COMING IN BFH AND ROTATE
₩ 991			00	1430 JNC NEXT	*GOT ALL BITS?
991	47 4F			1440 MOV C.A	*NO, REPLACE MASK
<u> </u>	48 1C			1450 INR E	*AND COUNT BIT NUMBER
991	39 1A				*GET # NEIGHBORS OF THAT BIT
991	RA FE	02			*IS IT TWO?
6- BBI	AC CA	НØ	00	_ ,	*YES, CELL STRYS THE WAY IT IS
991	3F 79				*NO, SO
801	90 A6				*KILL CELL ON
991	31 77				*SLAVE COPY
छछ।	32 1A				*HOW MANY NHBRS AGRIN?
991	93 FE	03			*ARE THERE THREE?
ા છછા	35 C2	ЯØ	ØØ		*YES, GOOD WE KILLED IT.
991	38 79				
99!	39 2F			1580 CMA	*BY INVERTING THE MASK
998	3A 86			1590 ADD M	*AND ADDING
	3B 77			1610 MOY M.A	*REPLACE SLAVE
					*UPDATE NEXT BIT IN BYTE
· 991	3F 01	CØ	FF		*UP ONE, WHICH IS UPPER
ផ្សំ	02 23			1660 INX H	*INCREMENT SLAVE ADDRESS
	C3 E3			1670 XTHL	*FOR PROPER INITIALIZATION
🥇 886	04 3E	97		1680 MYI A,MAD+04H	*END OF SCREEN?
996	06 BC			1690 CMP H	
	07 09				*COMPLETE ONE UP
- BBI	C8 C2	60	60		*SCREEN NOT OVER, NEXT BYTE
	CB E1			1715 POP H	*LEAVE
- 99	CC 21	99	98	1720 LXI H, SADD	*SADD ON STACK
	CF E5			1725 PUSH H	*FOR NEXT TIME. SET UP TO
	DØ 11			1740 LXI D, VADD	*SWAP SLAVE TO SCREEN *ON EACH SUCCESSIVE LOOP.
	D3 C3			1830 JMP LOOP	*PSEUDO OPS CODE 48
	D6 C4			1840 <u>INST</u> DN 65C4H	*SPECIAL CASES: EIGHT
	D8 C4			1850 DW 70C4H 1860 DW 71D0H	*NEIGHBORS FOR EACH OF
	DA DØ				*SIX CELLS PER BYTE
	DC 87			1870 DW 0A487H	*RIGHT TWO BITS OF
	DE 88			1880 DW 0A888H 1890 DW 0ACC8H	*EACH PSEUDO OP INDICATE
	E0 C8			1890 DW 0HCC8H	*WHETHER NEXT NEIGHBOR IS
	E2 CC			1900 DW 4300H	**IN THE SAME BYTE AS
	E4 94			1920 DW 6828H	*CURRENT NEIGHBOR, OR IN
	E6 28			1930" DW 08888H	*NEXT BYTE; OR NEXT LINE
96	E8 88	ПØ			
				\checkmark	
					•
				Go To Pa 63	
				٠	

BBER	C8	40	1940	DW	4CC8H
ØØEC	RC	CC	1950	DW	OCCACH
OOEE	30	50	1960	DW	5030H
00F0	80	34	1970	DM	3480H
00F2	54	74	1980	DΜ	7454H
00F4	94	D4	1990	DW	0D494H
00F6	58	78	2000	DM	7858H
00F8	88	31	2010	DM	3188H
ØØFA	50	34	2020	DW	3450H
ØØFC	54	74	2030	DM	7454H
ØØFE	58	78	2040	DW	7858H
0100	8F	2D	2050	DM	2D8FH
0102	80	38	2060	D₩	388CH
6164	98	39	2070	DW	3998H
0106	FF		2080 .	DΒ	OFFH

*IN 3X3 MATRIX OF

*NEIGHBOR BYTES

*NEXT THREE BITS CODE

*CELL WHOSE NEIGHBORS

*WE ARE COUNTING, IN

*REVERSE ORDER

*REMAINING THREE BITS

*CODE MASK FOR NEIGHBOR


*IN SAME FORMAT

7 - 19 S - 11 W

Screen clearing routine

ASSM(CLEAR) 0F00

						~000
0F00	21	ØØ	୧୫	1000	LXI	н, ввоон ^{F 900}
0F03	36	7F		1010	LOOP	MVI My7FH
0F05	23			1020	INX	Н
ØF Ø 6	70				MOV	
0F07	FE	80		1040	CPI	8CH FC
0F09	02	03	0F	1050	JNZ	LOOP
øF@C	76			1060	HLT	



Go To Appendix A

L_	-						T	1		1	1		Υ
B 65				-		000	0,	010	0,	100	0 1	10	1 1
B 115	Ь ₄	b ₃	ь ₂ І		ROW	0	1	2	3	4	5	6	7
	0	0	0	0	0	NUL	DLE	SP	0	@	Р	, -	P
	0	0	0	1	1	SOH	DC1	ļ !	1	Α	Q	a	q
	0	0	1	0	2	STX	DC2	14	2	В	R	ь	r
	0	0	1	1_	3	ETX	DC3	#	3	С	S	C	s
	0	1	0	0	4	EOT	DC4	S	4	D	T	d	t
	0	1	0	1	5	ENQ	NAK	%	5	E	U	e	U
	0	1	1	0	6	ACK	SYN	&	6	F	٧	f	٧
	0	ī	1	1	7	BEL	ETB	•	7	G	W	g	w
	1	0	0	0	8	BS	CAN	(8	Н	Х	h	x
	1	0	0	1	9	HT	ЕМ)	9	1	Y	i	у
	1	0	1	0	10	LF	SUB	*	-	J	Z	j	z
	1	0	1	1	11	٧T	ESC	+	;	K	Ĺ	k	{
ĺ	1	η,	0	0	12	FF	FS	,	<	Ľ		ı	
. [1	1	0	1	13	CR	GS	-	=	М	Ş	пī	}
	1	1	ן	0	14	SO	RS	•	>	N		C	~
	1	1	1	1	15	SI	US	/	?	0		D	DEL



	<u>~</u>		4000	wi81	-	1071	-	u tiès	#13b	8759	-	1007	1010	1011	11	9787	1190	1111	7
	45. 14	\geq			-								~ ∾						1 -
80 →	-				0000000 0000000 0000000 0000000 0000000	0000000 0000000 0000000 0000000 0000000	0000000 0000000 0000000 0000000 0000000	COMPAND DO MAND DO MAND DO MAND MODO MODO MODO MODO MODO MODO MODO MO	9000000 600000 900000 900000 900000 900000 900000		00000000000000000000000000000000000000	6300000 10000000 6000000 9000000 9000000 9000000 9000000			0000000 0000000 0000000 0000000 0000000			G#00000	9 <i>F</i>
90 ->	•	_	79 500 F D	99000 no		Enginger Schools Schoo	0.260000 0.260000 0.260000 0.260000 0.2600000 0.2600000 0.26000000 0.2600000	0000000 0000000 0000000 0000000 0000000	CALLETTA CAL		7000000 -100000 -100000 -100000 -100000 -1000000 -1000000 -10000000		000000000000000000000000000000000000000	2010000 2010000 2010000 2010000 2010000 2010000		00000000 0000000 0000000 0000000 000000			9F
AO >	•••	1-1	00000000 0000000 0000000 0000000 000000	200	0000000 0000000 0000000 0000000 0000000	DOMESTICAL CONTROL OF THE PROPERTY OF THE PROP		9000000 0000000 0000000 0000000 0000000 0000		10000000000000000000000000000000000000	9004900 9040000 9000000 9000000 9000000 9000000 9000000 9000000 9000000	0000000 0000000 0000000 0000000 0000000	9900090 9000000 9000000 9000000 9000000 9000000 9000000	0000000 000000000000000000000000000000	00000000 00000000 00000000 00000000 0000	0000000	222688	0030030	AF
βo →	•••	-	00000 00000 00000 00000 00000	00000000000000000000000000000000000000	0000000 000000 000000 000000 000000 0000	000000 000000 000000 000000 000000 00000	00000000000000000000000000000000000000	0000000 0000000 0000000 0000000 0000000	9000000 9000000 900000 900000 900000 900000	0000000				00000000000000000000000000000000000000		0000000			βJ=
CO →	-	+-+										00000000000000000000000000000000000000	00000000000000000000000000000000000000	000000 000000 000000 000000 000000 00000	0000000 00000000 000000000 000000000	000000 000000 000000 000000 000000 00000	00000 00000 00000 00000 00000	10000 10000	CF
D0 →	*	-				17899990 }			endodos endodos endodos endodos endodos endodos cednos cednos cednos	0000	######################################	000c	2000000 200000000000000000000000000000	0000000 000000 000000 0000000 00000000	00000000000000000000000000000000000000	9200000 9200000 0000000 0000000	000000 0000000 0000000 000000000000000		OF
EO+	,10	-				DOCUMENTS OF THE PROPERTY OF T		DODOGO DODOGO DODOGO DO	DESCRIPTION OF SECONDS	ADDRESS		00000000000000000000000000000000000000		#000000 #000000 #000000 #000000 #0000 #0000 #0000		C:0006	000000 000000 000000 00000 00000 00000 0000	0000000 0000000 0000000	EF
FO >			1000000 100000000000000000000000000000		00000000 0000000 0000000 0000000 000000	UGODOCO OGGOGO OCOGO OCO OC	0000000 0000000 0000000 000000 000000 0000	GOODGOO GOOGGO	0000000 0000000 0000000 0000000 0000000	0000000 0000000 0000000 0000000 0000000	000000c 00033c+00 00035c+00 00033c+00 00033c+00 00033c+00 00033c+00 00033c+00 00033c+0	0200 0 0200 0 0200 0 0200 0	00000000000000000000000000000000000000		00000000000000000000000000000000000000		2000 100 1000 100 100		FF
Į.	F-=	~	-	*****				mg #11.										[
			ø	İ	2	17	4	5	6	Ŧ	Z.	9	A	В	C	Dr	S	F	

FIGURE 18 - MCM6574 PATTERN


٧,	49	-	-	D\$10	4611	6166	p101	4170	8710	<u>-</u>	100 1	1616	7611	1789	1181	1110	1111
<u>. M</u>	\searrow	24 BF	On 60	⇔ #	00 DB	00 00	CM 04	8	D4 D9	D4 08	DG 04		64 pa				-
			encétab	222222		THE STATE OF THE S		Digital Control of the Control of th	22.2	NAME OF THE PERSON OF THE PERS	PODDOGA PODG				DOUGHAUDE GOOGHA		20 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000
#	-		OCCEDENTAL CHECKNICATION CHECKNICATION OCCUPANTAL CHECKNICATION OCCUPANTAL CONTRACTOR OCCUPANTAL CONTRACTOR OCCUPANTAL OC		TO SECURITY OF THE PROPERTY OF		ALTERNACION ALTERNACION ALTERNACION ALTERNACION CONTRACTOR CONTRAC	FINITION OF THE PROPERTY OF TH	Sepectal Sep		NAME OF STREET				PORTE DE LA CAMBRIA DE LA CAMB	, KID	
410	-		PERSONAL SERVICES OF SERVICES	CONTROL OF THE PROPERTY OF THE	DA PETRENENS PRESENTANTO PRESENTANTO DESCRIPTION DESCRIPTION DESCRIPTION		Ochectorium Description Description Description Centricum Definition Definition	Common of the co	THE PROPERTY OF THE PROPERTY O	A STATE OF THE STA	DESCRIPTION OF THE PROPERTY OF			Drawnon name of property of pr	DOCUMENTS OF THE PROPERTY OF T	DENNIGOUG DENNIG	
pη	~									CONTROL OF		40000000000000000000000000000000000000	MENTANDE MENTANDE DARBORANDO MINISTRANDO MODERNIANO MOD	CONTROL OF THE PROPERTY OF THE	00000000000000000000000000000000000000		
144		555		######################################	Delige Bellin			DON'LLE CONTROL OF THE PARTY OF			CITATION AND AND AND AND AND AND AND AND AND AN	A KANDUMAN	DESCRIPTION OF THE PROPERTY OF		100000		00000000000000000000000000000000000000
191	-	10000000000000000000000000000000000000		00000000000000000000000000000000000000						ACTION OF THE PROPERTY OF THE			CHARLES OF THE COLUMN TO THE C			CONTRACTOR OF THE PROPERTY OF	
170	*	CHANNON CONTROL OF THE PROPERTY OF THE PROPERT		POPULATION OF THE POPULATION O						DESCRIPTION OF THE PROPERTY OF							
133	1	000000	CODO CODO				SCHOOL SC				POCCHO PO	ALEGERA STATES AND ALEGERA STATE					

FIGURE 19 - MCM6676 PATTERN

~	•			2010	4871	\$ 90m	4181	8110	9 1 11	1966	1464	1070	1071	1788	1187	1110	1111
	\sim				<u></u>		· •				M M				÷ =		DE 04
-	, -				DIMENSION OF STREET	2000000		Control of the contro							OFFERINGE OF THE STREET OF THE		10000000000000000000000000000000000000
89 1			######################################			HANDER HA									30.00	2014005	100000
,-		111111 1111111 1111111 1111111 1111111 1111	2000000 121922 121922 121922 121922 121922 121922 121922 121922 121922 121922 121922 121922 121922 121922 121922 121922 121922 121922 1219	10000000 100000000 1000000000							7C # 1 C # X X X X X X X X X X X X X X X X X X						
#**			CHARTEN AND CONTRACT			CICETAL MAN CICETAL DESCRIPTION OF THE COLUMN OF THE COLUM		10042 1012121 10121	TANAMA TA	STATE OF THE PROPERTY OF THE P		A STATE OF THE STA			100000 100000 100000 100000		771111 771111 7711111 77111111 771111111
100			21000 00 1001 100 1001 100 1000 1001 100 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000	######################################	01111111 01111111 01111111 01111111 0111111	**************************************	A CALLED AND A CALLED A CALLED AND A CALLED AND A CALLED AND A CALLED AND A CALLED										
1971	-					14112 141 14112 141 141 141 141 141 141 141 141 141 141							TOTAL STREET				
150				000000 000000 0000000 0000000000000000			79-9-50 24-9-50 24-9-50 24-9-50 24-9-50			0000000 0000000 0000000 0000000		100 mm		20 00 00 00 00 00 00 00 00 00 00 00 00 0			
1119				2346 2346 23106		350,304F 500,304F 500,305 500,305 500,305		17 17 17 17 17 17 17 17 17 17 17 17 17 1	0000000	00000000 00000000000000000000000000000		111111				000000 0000000000000000000000000000000	

FIGURE 20 - MCM6676 PATTERN

~ ?	-			9616	1991 1	01 100	#1#1	6119	8177	1400	100	7676	1971) Table	1301	1110	7117
•	\leq		* *	- 0			⇒ ⇔		P 44	н н	-		÷ =		04 00	DA 04	64
-	_			*******						HIND OF THE PERSON OF T	A CONTRACTOR OF THE CONTRACTOR	M (m					
-	7		Company of the compan	Caracter Section 19 (19 care)		Company of the compan		CONTRACTOR OF THE PROPERTY OF	CHARLES OF THE PARTY OF THE PAR			######################################					1000
; **	-	001000\ E=2XF1\ E=EXEL- E=EX	HERENALD HARRING TO A STATE OF THE STATE OF	COLUMNIA NO PORTO DE LA COLUMNIA DEL COLUMNIA DE LA COLUMNIA DEL COLUMNIA DE LA COLUMNIA DEL COLUMNIA DE LA COLUMNIA DEL COLUMNIA DE LA COLUMNIA DE LA COLUMNIA DE LA COLUMNIA DE LA COLUMNIA DEL COL	COOCODO CHARACA CONTRACTO		PARKULA DENKINGEN DENKINGE		CAN THE STATE OF T	CANDON CONTROL OF THE	COOJ.				20000000000000000000000000000000000000		200000000000000000000000000000000000000
9 13	-		1111111 1111111 1111111111111111111111		111111				TOTAL STREET		00000000000000000000000000000000000000						Description of the control of the co
-	1			11 / 1 / 2 / 2 / 2 / 2 / 2 / 2 / 2 / 2 /			1222230 1222230 1222230 1222230				CHANGE CONTRACTOR	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		**************************************			THE CANADA STATE OF THE CA
16 0					TRANSPORT										THE WILLIAM OF THE PARTY OF THE		OF ACTION AND ACTION ACTION AND ACTION AND ACTION ACTION AND ACTION ACTION AND ACTION
•	*			1000001				A PART OF THE PART				H					
,,,				1000000 100000000000000000000000000000				CHARLES OF STREET		DESPRES DE LA COMPANSION DE LA COMPANSIO	THE RESERVE OF THE RE			60 23 001	220000	######################################	



JORN DUAL-IN-LINE OR
W FLAT PACKAGE (TOP VIEW)

VCC 2G 7A 29 7YU 2Y1 2Y2 2Y3

16 15 14 13 12 11 18 8


OG A 8 Y0 Y1 Y2

Y3


OG A 8 Y0 Y1 Y2


Y3

POSITIVE logic: see function table




SN54LS132...J OR W PACKAGE SN74LS132...J OR N PACKAGE






Appendix D Graphics character set


Graphic (white bright, black dark) Hex




Appendix D Con't



- Page 17, the JMP 1 figures for "Other S-100" and "POLY 88" are reversed Use the left figure for the POLY 88 and the right for the other S-100. Note the S-100 bus edge of the card is to the top of all three JMP 1 figures.
 - 2. JMP 2 is not discussed in the manual. The wiring depends on the intended use. Most non-POLY 88 applications do not have vectored interrupt. If you do not have vectored interrupt, but wish to use the VTI keyboard port with interrupts, cut the PC jumper and install a jumper as shown below.






73. Page 21, the two sentences just before section 4.5 should read: If your keyboard is type 1 or 3, the jumper is already configured correctly.

If it is a type 2 or 4, cut the minus trace from the center pad of JMP 7 and jumper from center pad to + labeled pad.

There is an artwork error on the video board which requires modification. Adjacent to pin 16 of IC 19 is a trace which drops through a plated through hole from the front. Cut the trace just where it attaches to the feed-through hole on the front of the board. Attach a jumper from pin 1 on IC 19 to pin 9 on IC 6 as shown below:



(view shows back side of video board)

100

5. There is an artwork error on the video board which requires a modification.

On the back side of the board, jumper pins 8 and 9 of IC 29 together, with #24 wire and insulating tubing. Similarly, jumper pins 15 and 16 of IC 29 together.

