

ADVANTAGE

Technical Manual



ADVANTAGE™ Technical Manual

ADVANTAGE is a trademark of North Star
Computers, Inc.
Z80A is a registered trademark of ZILOG Corporation
MOLEX is a registered trademark of Molex Corporation

Copyright © 1981, by North Star Computers, Inc. All Rights Reserved

·				1 1 1 1
			·	1 1 1 1 1
				1 1 1 1 1 1
	·			1 1 1 1 1
				1 1 1 1 1

PREFACE

This manual contains all the technical information required to fully utilize the features of the North Star ADVANTAGE computer. Chapter 1 and 2 contain a brief introduction to the unit and a summary of the operating procedures. Chapter 3 provides the sophisticated user with the programming information and technical details required for writing application programs. Chapter 4 describes the theory of operation of the hardware, and Chapter 5 and 6 support maintenance personnel with maintenance procedures and instructions for using the diagnostic programs. The schematics for the main printed circuit board are found in the appendices, along with other support material.

Section			Page
1	INTE	RODUCTION	
	1.1	General Description	1-1
	1.2	Specifications	1-4
2	ADVA	NTAGE OPERATION	
	2.1	Preliminary Information	2-1
		<pre>2.1.1 Keyboard 2.1.2 Rear Panel Controls 2.1.3 Diskette Loading/Unloading 2.1.4 Keyboard Reset</pre>	2-1 2-3 2-4 2-5
	2.2	System Startup	2-6
		<pre>2.2.1 Booting from Drive 1 2.2.2 Booting from Drive 2 2.2.3 Booting from Serial Port</pre>	2-6 2-6 2-7
3	IMPL	EMENTING ADVANTAGE FEATURES	
	3.1	Microprocessor Control	3-1
	3.2	Memory Control	3-1
		3.2.1 Memory Mapping 3.2.2 Memory Parity	3-1 3-6
	3.3	Interrupts	3-7
		3.3.1 Maskable Interrupts 3.3.2 Non-Maskable Interrupts	3-8 3-8

Section			Page
3	3.4	Shared I/O Interface Registers	3-9
3	3.5.	Keyboard Control	3-16
		3.5.1 Reset 3.5.2 Interrupt or Polled 3.5.3 Read Keyboard 3.5.4 Cursor Lock 3.5.5 All Caps 3.5.6 Auto-Repeat 3.5.7 Character Overrun	3-16 3-18 3-20 3-20 3-21 3-21
3	3.6	Video Display Control	3-22
		3.6.1 Screen Mapping 3.6.2 Forming Letters and Symbols 3.6.3 Display Flag 3.6.4 Screen Blanking 3.6.5 Video Driver	3-22 3-24 3-25 3-26 3-26
3	3.7	Floppy Disk Drive Control	3-30
		3.7.1 Power-on Initialization 3.7.2 Motor Enable 3.7.3 Drive Selection 3.7.4 Seek 3.7.5 Sector Selection 3.7.6 Read Data 3.7.7 Write Data	3-33 3-33 3-33 3-33 3-34 3-35
3	8.8	Accessing the I/O Boards	3-37
		3.8.1 Reset 3.8.2 Board ID 3.8.3 Byte Transfers 3.8.4 Interrupt	3-38 3-38 3-40 3-40

<u>Section</u>			Page
	3.9	SIO Board	3-41
·		3.9.1 Reset 3.9.2 Board ID 3.9.3 Data Transfers 3.9.4 Control 3.9.5 Status 3.9.6 Interrupt or Polled 3.9.7 SIO in Asynchronous Mode 3.9.8 SIO in Synchronous Mode	3-41 3-41 3-42 3-42 3-44 3-45 3-53
	3.10	PIO Board	3-59
		3.10.1 Reset 3.10.2 Board ID 3.10.3 Data Transfers 3.10.4 Control 3.10.5 Status 3.10.6 Interrupt or Polled 3.10.7 Programming Example	3-59 3-60 3-60 3-61 3-62 3-64
	3.11	Speaker Control	3-64
	3.12	Bootstrap Firmware	3-65
		3.12.1 Startup 3.12.2 Boot from Disk Drive 3.12.3 Boot from Serial Port	3-65 3-66 3-68
4	THEO	RY OF OPERATION	
	4.1	Main PC Board	4-1
		4.1.1 Central Processor 4.1.2 Main RAM 4.1.3 Boot Prom 4.1.4 Auxiliary Processor and Keyboard 4.1.5 Disk Controller 4.1.6 Dislay RAM and Video Generator 4.1.7 I/O Board Interface 4.1.8 Speaker Circuit 4.1.9 Voltage Regulators	4-3 4-14 4-17 4-17 4-21 4-24 4-35 4-40 4-40

Secti	ion		Page
	4.2	SIO Board	4-42
	4.3	PIO Board	4-46
5	PREV	ENTIVE MAINTENANCE	5-1
6	CORR	ECTIVE MAINTENANCE	
	6.1	Locating the Cause of Failure	6-1
	6.2	The Diagnostic Programs	6-1
		6.2.1 Single Block Mode 6.2.2 Disk Subsystem Test 6.2.3 Executable Memory Test 6.2.4 Video Memory Test 6.2.5 SIO Board Test 6.2.6 Keyboard Test 6.2.7 Display Monitor Test	6-1 6-2 6-3 6-6 6-7 6-8 6-17
	6.3	Troubleshooting Chart	6-17
	6.4	The Mini-Monitor	6-25
	6.5	Assembly Removal and Installation Procedures	6-27
		6.5.1 Tools Required	6-27
		6.5.2 Opening and Closing the ADVANTAGE Cabinet	6-28
		6.5.3 Removing and Installing the Keyboard	6-32
		6.5.4 Removing and Installing the Main PCB	6-33
		6.5.5 Removing and Installing a Disk Drive	6-37
		6.5.6 Removing and Installing the Power Supply Components	6-38
		6.5.7 Removing and Installing	6-40

<u>Appendix</u>		Page
A	CHARACTER CODE TABLES	A-1
В	I/O ADDRESS SUMMARY	B-1
С	PC BOARD JUMPERS	C-1
D	ERROR MESSAGES	D-1
E	PARTS LISTS	E-1
F	FULL ASSEMBLY DRAWINGS	F-1
G	Z80 MICROPROCESSOR DATA SHEET	G-1
H	8251 USART DATA SHEET	H-1
т	SCHEMATICS	T-1

Figure		Page
1-1 1-2	The ADVANTAGE Computer Functional Block Diagram	1-1 1-3
2-1	The ADVANTAGE Keyboard	2-1
2-2	ADVANTAGE Rear View	2-3
2-3	Loading a Diskette	2-5
3-1	Memory Mapping Registers	3-3
3-2	The Three Shared I/O Interface Registers	3-10
3-3	Data Format In Display RAM	3-23
3-4	Disk Read/Write Timing	3-37
3-5	Asynchronous Modem Configuration Header	3-46
3-6	Asynchronous Terminal Configuration Header	
3∽7	Current Loop Configuration Header	3-48
3-8	Current Loop Circuit	3-49
3-9	Buffer Full Modification	3-50
3-10	Synchronous Modem Clock Header	3-53
3-11	Synchronous Modem Configuration Header	3-53
3-12	Synchronous Terminal Clock Header	3-54
3-13	Synchronous Terminal Configuration Header	3-54
3-14	Standard PIO Configuration Header	3-59
4-1	The ADVANTAGE System Block Diagram	4-1
4-2	Central Processor Block Diagram	4-4
4-3	Main RAM Block Diagram	4-14
4-4	Main RAM Timing	4-16
4-5	Auxiliary Processor Block Diagram	4-18
4-6	Disk Controller Block Diagram	4-21
4-7	Display RAM and Video Generator	4-25
4-8	Horizontal Scan Timing	4-30
4-9	Vertical Scan Timing	4-34
4-10	I/O Board Interface Block Diagram	4-35
4-11	I/O Board Timing	4-39
4-12	Voltage Regulators Block Diagram	4-41
4-13	SIO Board Block Diagram	4-43
4-14	PIO Board Block Diagram	4-47
4-15	Standard PIO Configuration Header	4-47

ADVANTAGE Viii TECHNICAL MANUAL

Figure		<u>Page</u>
6-1	Single Block Mode-Display Format	6-2
6-2	Disk Subsystem Test-Display Format	6-3
6-3	Executable Memory Test-Display Format	6-4
6-4	Locating a Defective Main RAM Chip	6-5
6- 5	Locating a Defective Video RAM Chip	6-6
6-6	SIO Board Test-Display Format	6-7
6-7	Keyboard Test Modules & Sections	6-9
6-8	N-Key Rollover Test	6-14
6-9	Keyboard Test Summary	6-15
6-10	Display Format for Display Monitor Test	6-17
6-11	Power Cord Removal	6-28
6-12	Bottom View of the ADVANTAGE	6-29
6-13	Cabinet Separation Sequence	6-30
6-14	Major Components Inside ADVANTAGE	6-31
6-15	Base Assembly	6-32
6-16	Cable Connections	6-33
6-17	Main PC Board Removal	6-35
6-18	Disk Drive Shield Removal	6-36
6-19	Disk Drive Cabeling	6-37
6-20	Disk Drive 1 Removal	6-38
6-21	Power Supply Components	6-39
6-22	Cover Assembly	6-41
6-23	Fan Cable Removal/Installation	6-41
6-24	Video Components	6-43
6-25	Video PC Board	6-44
6-26	CRT Removal	6-45
6-27	CRT Installation	6-46


ix

<u>Table</u>	Page	<u>e</u>
1-1	ADVANTAGE Specifications	1-4
2-1	ADVANTAGE Keys	2-2
2-2	Rear Panel Controls	2-4
3-1	256K Address Space Allocation	3-2
3-2	Memory Mapping I/O Addresses	3-4
3-3	Memory Mapping Register Configuration	3-5
3-4	Memory Parity I/O Address	3-6
3-5	Memory Parity Status and Control Bytes	3-7
3-6	Shared Register Addresses	3-9
3-7	I/O Control Register Format	3-11
3-8	I/O Commands	3-12
3-9	I/O Status Register l Format	3-14
3-10	I/O Status Register 2 Format	3-15
3-11	Sample Routine for Reading Characters	3-19
3-12	Video I/O Addresses	3-25
3-13	Video Driver Control Codes	3-27
3-14	Video Driver Data Block Format	3-28
3-15	Floppy Disk I/O Addresses	3-30
3-16	Drive Control Register Format	3-32
3-17	I/O Board Addreses	3-39
3-18	I/O Board Identification Codes	3-39
3-19	First Digit of I/O Address	3-42
3-20	SIO Interrupt Mask Format	3-43
3-21	Serial I/O Addresses	3-44
3-22	Asynchronous Baud Rate Selection	3-51
3-23	Sample Asynchronous Routines for SIO Board	3-52
3-24	Synchronous Baud Rate Selection	3-55
3-25	Sample Synchronous I/O Routines for SIO	
	Board	3-56
3-26	PIO Interrupt Mask Format	3-61
3-27	PIO Status Byte Format	3-62
3-28	Parallel I/O Addresses	3-63
3-29	Sample Routine for Outputting PIO Data	3-64
3-30	Boot DPOM CPC Pouting	3-67

<u>Table</u>		<u>Page</u>
4-1	I/O Status Register 1 Format	4-7
4-2	I/O Address Decoder Signals	4-8
4-3	I/O Select Prom Summary	4-9
4-4	I/O Control Register Format	4-13
4-5	I/O Commands	4-12
4-6	I/O Status Register 2 Format	4-19
4-7	Disk I/O Instructions	4-22
4-8	Drive Control Register Format	4-23
4-9	HTIML Horizontal Scan PROM	4-27
4-10	HTIMH Horizontal Scan PROM	4-28
4-11	60 Hz Vertical Timing PROM	4-32
4-12	50 Hz Vertical Timing PROM	4-33
4-13	I/O Board Pin Assignments	4-37
4-14	SIO Interrupt Mask Format	4-44
4-15	SIO Board I/O Instructions	4-45
4-16	PIO Board I/O Instructions	4-48
4-17	PIO Status Byte Format	4-49
4-18	PIO Interrupt Mask Format	4-50
5-1	Preventive Maintenance Schedule	5-1
6-1	Keyboard Test-Abbreviation Codes	6-11
6-2	Keyboard Test Control Keys	6-16
6-3	Main Board Input Power (J11)	6-21
6-4	Main Board Video Interface (J7)	6-21
6-5	Main Board-Floppy Disk Power (J10)	6-25
6-6	Mini-Monitor Commands	6-26


1.1 GENERAL DESCRIPTION

The North Star ADVANTAGE is a high performance Z80 based microcomputer system complete with keyboard, CRT and disk drives housed in a single cabinet. The ADVANTAGE computer is illustrated in Figure 1-1.



The ADVANTAGE contains a 4 MHz Z80A microprocessor with 64K bytes of dynamic RAM for program storage, a separate 20K byte RAM to drive the bit-mapped display and an auxiliary 8035 microprocessor to control the keyboard and floppy disk drives. The display can be operated as a 1920 character display (24 lines by 80 characters) or as a 640 x 240 pixel bit-mapped display, where each pixel is controlled by one bit in the The two integrated 5-1/4 inch floppy display RAM. disks are double-sided, and double-density providing storage of 360K bytes per drive. The keyboard contains 49 standard typewriter keys, 9 symbol or control keys, a 14 key numeric/cursor control pad and 15 userprogrammable function keys.

- A functional block diagram of the ADVANTAGE computer is shown in Figure 1-2. The blocks are described briefly below. A more detailed description of the ADVANTAGE can be found in Chapter 4, Theory of Operation.
- The <u>Central Control Unit</u> maintains primary control of the system. Contained herein are the Z80 and 8035 processors and the controllers for the I/O devices.
- The 64K Main RAM (Random Access Memory) provides temporary storage of programs and data. Programs are executed while residing in this RAM.
- The <u>Video Monitor and 20K Display RAM</u> produce a high resolution display that can be used for graphics applications, or to display messages for the operator.
- The two <u>Disk Drives</u> use 5-1/4 inch floppy diskettes to store a total of 720K bytes.
- The <u>Speaker</u> produces a tone used to signal the operator. The frequency and duration of the tone is controlled by the program.
- The <u>Keyboard</u> includes the standard typewriter configuration, a numeric keypad and 15 programmable function keys.
- The <u>I/O Board Slots</u> allow the ADVANTAGE to be customized for specific applications. There are six board slots which may contain interface boards for external devices or other boards which expand the computing power of the ADVANTAGE. Two types of boards are presently available for use in this area: the Serial Input/Output (SIO) Board and the Parallel Input/Output (PIO) Board.



1.2 SPECIFICATIONS

ADVANTAGE

The ADVANTAGE specifications are given in Table 1-1.

Table 1-1

	ADVANTAGE Specifications
CABINET	
Dimensions	48 cm wide x 51 cm long x 31.5 cm high
	$(18-3/4 \text{ in } \times 20 \text{ in } \times 12-1/2 \text{ in})$
Net Weight	19.5 kg (43 lbs)
Composition	High impact structural foam
POWER REQUIRES	MENTS
External (with Internal Line	
Domestic	115 VAC, (95 to 135 VAC) 50/60Hz
International	115/230 VAC, (95 to 132 VAC/187 to 265 VAC) 50/60 Hz
Internal Suppl Voltages	
Power Consumption	2 amps @ 115V 1 amp @ 230V
TEMPERATURE AN	ND HUMIDITY
Operating: (with diskette	10°C to 40°C (50°F to 104°F) 20% to 80% non-condensing
Non-operating	-40°C to 60°C (-40°F to 140°F)
Shipping	-40°C to 52°C (-40°F to 125°F) 5% to 95% non-condensing

Table 1-1 (continued)

PROCESSOR/MEMORY

CPU Z80 Microprocessor, operating speed: 4MHz

8035 auxiliary processor for keyboard

and disk

Memory 64K byte Main RAM

20K byte Display RAM 2K byte Boot PROM

VIDEO

Screen 28 cm (11 in) diagonal

P31 phosphor (green)

High impact, non-glare safety shield

Grid 1920 character display,

24 lines by 80 characters

5X7 character in 8x10 dot matrix

Graphics

resolution 240 pixels high x 640 pixels wide

Refresh rate 50 or 60 Hz, depending on line frequency

CRT Anode 17 KV maximum

Voltage

KEYBOARD

Keytops Sculptured

Selectric-compatible

N-Key roll-over for fast data entry

Number of Keys: 87

Key Groups 49 Standard Typewriter Keys

14-key Numeric Pad with ENTER key 15 Programmable Function Keys 9 Additional Symbol/Control Keys

Other features Full Cursor control

Special Shift-Lock Keys

5 Shift Modes Auto Repeat

Table 1-1 (continued)

DISK DRIVES

Number of

Two floppy disk drives housed in cabinet

drives

Diskettes Standard 5-1/4 in floppy diskettes.

Recommended type: Dysan part No. 107/2D.

512 bytes/sector, 10 (hard) sectors/ track

35 tracks/side, 2 sides/diskette

Storage

Quad (double-sided, double-density)

360K bytes per diskette (formatted)

Transfer Rate

250K bits/second

Latency

100 ms

(average)

Access Time

Track-to-Track 5 ms

Track Density 48 tpi

Tracks per Side 35

ERROR RATES

Soft errors

1 per 108 bits read

Hard errors

l per 10¹¹ bits read

Seek errors

l per 10⁶ seeks

Disk speed

300 rpm ± 3.0%

Table 1-1 (continued)

INPUT/OUTPUT	
I/O Bus	Slots for up to six plug-in boards
	Each board addressed by 16 I/O addresses
Serial I/O (SIO)	RS232 Serial Port
	Current loop option
	Asynchronous: 45 baud to 19.2 kilobaud
	Synchronous: 2400 Baud to 51 kilobaud
Parallel I/O	8-bit data in and out with three handshake lines for each port
	Maximum speed is limited by the processor.

`			
		·	

2.1 PRELIMINARY INFORMATION

2.1.1 Keyboard

ADVANTAGE

Primary system control is maintained by entering commands and data from the ADVANTAGE keyboard. The keyboard is illustrated in Figure 2-1. There are 87 keys, described in Table 2-1. The keys generate standard ASCII codes, listed in Appendix A.

Display of characters entered from the keyboard is under program control. A program-maintained cursor, the rectangular shaped symbol, marks the position on the




Table 2-1

		ANTAGE Keys
Key Group	Keys	Description
CHARACTER	ABCDEFGHIJKLM NOPQRSTUVWXYZ 123456789010# \$%^&*()=+;: '",.<>/?[]{} (space)	Alphabetic, numeric, and special symbols. Numbers and three symbols (.,-) are also available on the numeric pad.
KEYBOARD CONTROL	SHIFT	Either of two identical keys which cause most of the other keys to shift into upper case (see Appendix A).
	ALL CAPS	Shifts only alphabetic characters to upper case. Key is a "push on-push off" type with LED to signal when function is active.
	RETURN	Carriage return.
	TAB	Position to next tab set on the line. Setting and releasing tabs is done under program control.
	< ▼	Character delete, backspace, or delete and backspace depending upon the program being used.
	ENTER	Numeric pad data entry key.
CURSOR CONTROL	8 direction arrows	All cursor activity is under program control.
	CURSOR LOCK	Shifts only cursor control keys (1-9 on numeric pad) to allow cursor positioning without using SHIFT key. Key is a "push on-push off" type with LED to signal when key is active.

Table 2-1 (continued)

Key Group	Keys	Description
FUNCTION	F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15	Special purpose keys entirely under program control. Each Function key can generate up to three ASCII codes.
PROGRAM	ESC	(ESCAPE) key under program control.
	CMND	(Command) operates as a special shift mode for Function keys.
	CONTROL	(CTRL) operates as a special shift for keys.

2.1.2 Rear Panel Controls

A rear view of the ADVANTAGE is shown in Figure 2-2. Table 2-2 describes the controls shown in the figure.





Table 2-2

·	Rear Panel Controls
Control	Description
ON/OFF Switch	Applies/removes electrical power to the unit.
Power Cord Receptacle	Mates with power cord to provide electric current from AC power source.
Fuse Holder	Contains the AC line fuse. Use 3A fuse for 115V operation and 1.5A fuse for 230V operation.
Reset Push Button	Resets and initializes the system. After reset, data in Main Memory is indeter-minate but data on diskettes is not affected.
I/O Plate	Openings in plate allow access to I/O connectors on I/O Boards
Brightness Control	Controls brightness of the display screen. Turn clockwise to increase lightness.

2.1.3 Diskette Loading/Unloading

To load a diskette into one of the disk drives, proceed as follows:

- 1. Open the latch on the front of the disk drive.
- 2. Hold the diskette on the label end, with the label facing up and the write protect notch on the left. (see Figure 2-3).
- 3. Insert the diskette into the drive and push it all the way back until it contacts the rear of the disk slot.
- 4. Close the latch.



To unload a diskette, proceed as follows:

- 1. Wait until the red indicator light on the front of the disk drive goes out.
- 2. Open the latch on the front of the drive.
- 3. Grasp the edge of the diskette and pull it out.

2.1.4 Keyboard Reset

The ADVANTAGE system may be reset by pressing four keys simultaneously on the keyboard. The keys are: CMND, both SHIFT keys, and 🗓. The effect of this reset is equivalent to pushing the Reset Pushbutton on the rear of the ADVANTAGE cabinet (see Section 2.1.2).

When power is first applied to the ADVANTAGE or after the Reset Pushbutton is pressed, the keyboard reset feature is enabled. Thereafter, the feature can be enabled and disabled by the program (see Section 3.3.2 and Table 3-6).

2.2 SYSTEM STARTUP

2.2.1 Booting From Drive 1

To load a program from disk drive I, proceed as follows:

- If the ADVANTAGE power is already turned on, skip to step 4.
- Insure that there are no diskettes in the disk drives. Turning power on or off with diskettes loaded may cause loss of data on the diskettes.
- 3. Turn on the ADVANTAGE by pressing the ON/OFF switch located at the rear of the cabinet.
- 4. Load the desired diskette into the upper drive (Drive 1) as described in Section 2.1.3. The diskette must be of the type that can be used for bootstrapping. Typically, a System Diskette or a Diagnostic Diskette is used.
- 5. Press the RESET button at the rear of the cabinet. The screen displays the message "LOAD SYSTEM" with a cursor positioned below it. This step is not necessary if the ADVANTAGE was just turned on, as the ADVANTAGE automatically resets on power-up.
- Press the RETURN key. A program is read from Drive 1 and control is turned over to that program.

2.2.2 Booting From Drive 2

The procedure for booting from disk drive 2 is the same as for booting from disk drive 1, except as follows:

- 1. Load the diskette into drive 2.
- 2. In step 6 instead of just pressing the RETURN key, press three keys in sequence: D2<RETURN>. Note that when booting from drive 1, the format D1 <RETURN> may also be used.

2.2.3 Booting From Serial Port

To load a program through a serial communication link, proceed as follows:

- 1. If the ADVANTAGE power is already turned on, skip to step 4.
- 2. Insure that there are no diskettes in the disk drives. Turning power on or off with diskettes loaded may cause loss of data on the diskettes.
- 3. Turn on the ADVANTAGE by pressing the ON/OFF switch located at the rear of the cabinet.
- 4. Press the RESET button at the rear of the cabinet. The screen displays the message "LOAD SYSTEM" with a cursor positioned below it. This step is not necessary if the ADVANTAGE was just turned on, as the ADVANTAGE automatically resets on power-up.
- 5. Press two keys in sequence: S<RETURN>.

This chapter provides programming information for the various sections of the ADVANTAGE, including the I/O devices. It also explains how to reconfigure the SIO and PIO boards to change their mode of operation.

3.1 MICROPROCESSOR CONTROL

The heart of the ADVANTAGE computer is the Z80 processor. Refer to the Appendix G for the programming details of this integrated circuit.

3.2 MEMORY CONTROL

3.2.1 Memory Mapping

The ADVANTAGE computer uses a memory mapping scheme to expand its memory addressing capabilities from 64K bytes to 256K bytes. This effectively expands the Memory Address bus from 16 bits to 18 bits.

The addressing scheme divides the 256K bytes into 16 pages of 16K bytes each (see Table 3-1). The three major areas of memory in the ADVANTAGE: the Main RAM, the Display RAM, and the Boot PROM, are permanently assigned to the addresses shown in the table.


Table 3-1

·	256K Add	ress Space Allocation
Page	18-Bit Address	Contents
0 1 2	00000 - 03FFF 04000 - 07FFF 08000 - 0BFFF 0C000 - 0FFFF	16K bytes of Main RAM 16K bytes of Main RAM 16K bytes of Main RAM 16K bytes of Main RAM
4 5 6 7	10000 - 13FFF 14000 - 17FFF 18000 - 1BFFF 1C000 - 1FFFF	Not presently used
8 9 A	20000 - 23FFF 24000 - 27FFF 28000 - 2BFFF	First 16K bytes of Display RAM Last 4K bytes of Display RAM repeated four times Not used
B C	2C000 - 2FFFF 30000 - 33FFF	Not used
D E F	34000 - 37FFF 38000 - 3BFFF 3C000 - 3FFFF	to fill 64K bytes

Memory mapping is implemented by four Memory Mapping registers. Figure 3-1 shows how these registers work.

First, output instructions are used to load the register with the appropriate bits. Thereafter, each time the memory is accessed, the upper two bits of the program address automatically generate four bits of memory address by selecting one of the four Memory Mapping registers. The remaining 14 bits of the program address are passed through to the memory address without change.

With any one configuration of the Memory Mapping registers, the program has access to only four of the 16 possible pages. In order to change the four pages it wishes to access, the program must change one or more of the Mapping registers.



The Memory Mapping registers are initialized or changed by executing output instructions. The registers are write-only; their contents cannot be read by the program. Memory mapping I/O addresses are summarized in Table 3-2.

Table 3-2

Memory Mapping I/O Addresses		
I/O Address (Hexadecimal)	Operation	Description
Α0	OUTPUT only	Memory Map register 0
Al	OUTPUT only	Memory Map register 1
A2	OUTPUT only	Memory Map register 2
А3	OUTPUT only	Memory Map register 3

NOTES

- When these I/O addresses are decoded, bits 2 and 3 are ignored. This produces four addresses for each function that work equally well. For example, addresses AO, A4 and A8 all produce identical results.
- Attempting to read from any of the addresses listed in this table will read indeterminate data, and will load indeterminate data into the corresponding Memory Mapping register.

The bits from the output byte that are used to load any of the Memory Mapping registers are bits 7,2,1 and 0. The format of the output byte is shown in Table 3.3.

As an example of programming the mapping registers, the Display RAM may be mapped into pages 0 and 1 (program addresses 0000H through 4 FFFH by performing the following two steps:

- Output 80H to I/O address A0H.
- Output 81H to I/O address AlH.

Table 3-3

Bits of Output Byte 76543210	Memory Reference	
Oxxxxnnn	Main RAM page NNN	
1xxxx00N	Display RAM, N=0 is page 8 N=1 is page 9	
lxxxxlxx	Boot Prom	

MEMORY MAPPING IN INTERRUPT MODE

When programming the ADVANTAGE computer in interrupt mode, take care to configure the memory mapping registers so that the automatic branch to the interrupt service routine is directed to the correct page of memory. Exactly how this is done depends how the Z80 processor is programmed to respond to interrupts (see Appendix G). If the Z80 processor is programmed for a "Mode 2" response, the I/O ports in the ADVANTAGE respond with an "FF" regardless of which port generated the interrupt.

3.2.2 Memory Parity

The Main RAM has a parity bit associated with each memory location. The display and PROM memories do not have parity. The Main RAM parity bit is automatically written during a write operation and checked during a read operation. If an incorrect parity bit is encountered during a read operation the Parity Error flag is set. A parity error can occur because a memory location was read before any data was stored at that location.


The handling of parity errors can be controlled through the use of the status and control bytes shown in Table 3-5. The address of these bytes is given in Table 3-4.

Table 3-4

Memory Parity I/O Address			
I/O Address (Hexadecimal)	Operation	Description	
60	READ	Read Memory Parity Status byte	
60	WRITE	Load Memory Parity Control byte	

NOTE: When I/O address 60 is decoded, address bits 0,1,2 and 3 are ignored. This permits addresses 61 through 6F to work as well as 60.

Table 3-5



3.3 INTERRUPTS

The Z80 processor has two interrupt inputs: a Maskable Interrupt (INT) and a Non-Maskable Interrupt (NMI). Refer to the data sheet in Appendix G for information about how these inputs affect the Z80 processor.

3.3.1 Maskable Interrupts

The sources of maskable interrupts are as follows:

- 1. The Keyboard. See Section 3.5.
- 2. The Video Controller. See Section 3.6.
- 3. I/O Boards. See Section 3.8.
- 4. Memory parity error. See Section 3.2.2.

A parity error in the Main RAM may cause a maskable interrupt or a non-maskable interrupt, depending upon jumper W4 on the Main PC Board. As shipped, the parity error is connected to the maskable interrupt. North Star software does not support its connection to the non-maskable interrupt.

3.3.2 Non-Maskable Interrupts

The sources of non-maskable interrupts are as follows:

- 1. Power Reset. This reset occurs whenever power is turned on, or whenever power is interrupted. The power reset also resets the Z80 processor.
- 2. Reset Pushbutton. This control is located on the rear panel of the ADVANTAGE.
- 3. <u>Keyboard Reset</u>. This reset is under program control (see Section 2.1.4).
- 4. Memory Parity Error. See the paragraph above describing jumper W4 on the Main PC Board.

3.4 SHARED I/O INTERFACE REGISTERS

The Z80 processor uses several status and control registers in order to communicate with other system components. Most of these registers are dedicated to a particular I/O device, but three of them, the I/O Control register, Status register 1 and Status register 2 are shared by more than one device. Figure 3-2 shows the relationship of these registers to the devices which they serve.

These three 'shared registers' are introduced and briefly described in this section. Their use on a particular device such as the keyboard or video monitor is covered in the section for that device.

Shared Register Addresses

Table 3-6

I/O Address (Hexadecimal)	Operation	Description
FO .	WRITE only	Load I/O Control register
EO	READ only	Read Status register l
D0	READ only	Read Status register 2

NOTES

- When these I/O addresses are decoded, address bits 0,1,2 and 3 are ignored. This produces 16 addresses for each function that work equally as well. For example, addresses F0 through FF all produce identical results.
- The I/O Control register is in an indeterminate state when power is turned on, and is not affected by any reset.
 Reading from this address at any time will cause indeterminate data to be read and to be loaded into the I/O Control register.
- Do not write to Status Register 1 or Status Register 2 as it causes bus conflicts.





Table 3-7



The three shared registers are addressed as shown in Table 3-6. Their formats are given in Table 3-7, 3-9 and 3-10. Table 3-8 defines the I/O Commands, which are generated by the low-order three bits of the I/O Control register.

Table 3-8


	I/O Commands			
Command Number	Bits 0-2 of Control Register	Description		
0		Show Sector. Place disk sector number into bits 0-3 of I/O Status register 2. The sector number has a range of 0-9, or one of two special codes: E = disk drive motors off, and F= index pulse detected. This function is also performed by command 5.		
1	001	Show Char LSB's. Place low-order four bits of keyboard character into I/O Status register 2, bits 0-3.		
2	010	Show Char MSB's. Place high-order four bits of keyboard character into I/O Status register 2, bits 0-3. Reset Keyboard flag, bit 6 of the same register.		
3	011	Keyboard MI Flag. Complement the state of the Keyboard Maskable Interrupt flag. Following execution of the command 3, the state of this flag appears in bit 0 of I/O Status register 2. One=on, zero=off. The KB MI flag allows the Keyboard Data flag, bit 6 of I/O Status register 2, to generate a maskable interrupt.		

Table 3-8 (continued)


Command Number	Bits 0-2 of Control Register	Description
4	100	Cursor Lock. Change the state of the Curson Lock flag, and place that flag into bit 0 of I/O Status register 2. One = on, zero = off.
5	101	Start Disk Drive Motors. Turn on both disk drive motors. Motors remain on for 3 seconds after the command is removed. Also perform "Show Sector" command (see above).
6	110	Used only as part of the command 6, command 7 sequence (see below).
6,7	110,111	Keyboard NMI Flag. This 2-command sequence complements the state of the Keyboard Non-maskable Interrupt flag. Following execution of this command sequence, the KB NMI flag appears in bit 0 of I/O Status register 2. One=on, zero=off. When this flag is on, the keyboard reset feature is enabled (see Section 2.1.4).
7	111	All Caps. When used alone, this command changes the state of the All Caps flag, and places that flag in bit 0 of I/O Status register 2. One = on, zero = off.

NOTE: In order for the I/O Commands to be effective, they must remain in the I/O Control register until the Command Acknowledge bit changes state. This bit is number 7 in I/O Status Register 2.

Table 3-9



I/O STATUS REGISTER 2 FORMAT



These bits depend on the I/O command in the I/O Control register (see Table 3-8 above).

Auto-Repeat. A one indicates that a key has been held down for longer than 800 milliseconds. The bit goes to a zero when the key is released.

Character Overrun. Set to a one if an attempt is made to put more than seven characters into the keyboard buffer. (i.e., a character was received from the keyboard when the buffer was full). The bit is cleared whenever the upper nibble of a character is read (command 2).

<u>Keyboard Data Flag.</u> Set whenever one or more characters is available from the 7-characters keyboard buffer. Cleared when the upper nibble of the character is read (command 2).

Command Acknowledge. This bit is complemented each time an I/O Control Code is executed (for codes, see Table 3.8 above).

NOTES

- ◆Bits 0-3 are only valid after bit 7 changes state to acknowledge that the command has been executed.
- When bits 0-3 contain the disk sector number, they have a range of 0-9 for the 10 sectors, or one of the following special codes:

E = disk drive motors off

F = index pulse detected

3.5 KEYBOARD CONTROL

This section contains the programming information for the ADVANTAGE keyboard. Refer to the diagrams and tables in section 3.4 for the following discussion.

3.5.1 RESET

When the I/O Reset bit (I/O address FOH, bit 4) is set on, then off, it has the following effect on the operation of the keyboard.

- If there is an active maskable interrupt from the keyboard, it is reset.
- The Keyboard Maskable Interrupt flag is reset. This disables maskable interrupts from the keyboard.
- 3. The Keyboard Data flag is reset. This flag is bit 6 of I/O Status register 2.
- 4. The Cursor Lock feature is reset (see Section 3.5.4).
- 5. The All Caps feature is reset (see Section 3.5.5).
- 6. The Auto-Repeat flag is reset. This flag is bit 4 of I/O Status register 2.
- 7. The Character Overrun flag is reset. This flag is bit 5 of I/O Status register 2.

3.5.2 Interrupt or Polled

The keyboard may be serviced in the interrupt mode, or it may be polled by the program.

If the interrupt mode is used, the program must set the Keyboard Maskable Interrupt (KB MI) flag. The following procedure may be used for this purpose.

- 1. Input and record the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- Issue command 3 to the I/O control register (I/O address FOH).

- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. Input from I/O Status register 2 and check bit 0. If this bit is on, the KB MI flag is already set.
- 5. If the KB MI flag is reset, repeat step 2 above.

When the keyboard causes an interrupt, the program can verify the source of the interrupt by imputting from I/O address EOH and checking bit 0. This bit is on if the keyboard is interrupting.

To clear the interrupt, the program must input keyboard characters (see Section 3.5.2) until the Keyboard Data flag is reset. This flag is bit 6 of I/O address DOH.

If the keyboard is to be polled rather than operated in interrupt mode, the KB MI flag must be reset. This flag is reset when the ADVANTAGE power is turned on, or when the ADVANTAGE Reset Button is pushed. The program may reset the KB MI flag by executing the following sequence:

- 1. Input and record the state of the Command acknowledge bit (I/O address DOH, bit 7).
- Issue command 3 to the I/O Control register (I/O address FOH).
- 3. Wait for the Command Acknowledge bit to complement. This dellay is in the range of 0.5 to 1.5 milliseconds.
- 4. Input from I/O Status register 2 and check bit 0. If this bit is off, the KB MI flag is already reset.
- 5. If the KB MI flag is set, repeat step 2 above.

The program polls the keyboard by periodically imputting from Status register 2 (I/O address DOH) and checking bit 6. If the bit is on, the program reads the keyboard character(s) as described below.

3.5.3 Read Keyboard

Characters are read from the keyboard by performing the sequence given below. A sample subroutine for reading keyboard data without using interrupts is given in Table 3-11.

- Input and record the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- Issue command 1 to the I/O Control register (I/O address FOH).
- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. Input the low-order nibble of the character from I/O address DOH.
- 5. Issue command 2 to I/O address FOH.
- 6. Wait for the Command Acknowledge bit to toggle.
- Input the high-order nibble of the character from I/O address DOH.

Keyboard character ASCII codes are given in Appendix A. There are six keys that affect the values received from other keys: Left SHIFT, right SHIFT, CONTROL, COMMAND, ALL CAPS and CURSOR LOCK. Combinations of none, one, or two of these keys produce the five variations of keyboard codes: Unshifted, Shifted, CONTROL, CONTROL—Shifted, and CMND, as sown in the table "Keyboard ASCII Codes by Key" of Appendix A.

TABLE 3-11

KEYBO	DARD IN	OTT EXA	MPLE				
K L L D		OI LAN					
1	00D0	==	SPRCS	==	ODOH		STATUS REG 2 ADDR
2	0040	==	CHRDY	==	0 40 H	;	KEYBOARD STATUS MASK
3	00F8	==	CNTRG	==	OFOH	•	CONTROL REGISTER ADDR
4	0038	==	NORM	==	038н		NORMAL CONTROL REG VALUE
5	0001	==	CHDSL	==	001H	;	COMMAND TO SHOW LOWER NIBB
6	0002	==	CHDSU	==	002H	;	COMMAND TO SHOW UPPER NIBB
7			;				
8	1 0000	DBD0	KEY:	IN	SPRCS		STATUS REG 2
9	0002'	E640		ANI	CHRDY	;	TEST FOR CHARACTER READY
10	0004'	28FA		JRZ	KEY	;	WAIT FOR KEYSTROKE
11	0006'	DBD0		IN	SPRCS	;	RESPONSE TO CURRENT COMMAN!
12	0008'	6F		VOM	L,A	;	SAVE FOR COMMAND ACK TEST
13	00091	3E19		MVI	A, NORM	+CHI	DSL ; LOWER NIBBLE COMMA
14	000B'	D3F0		TUO	CNTRG	;	REQUEST LOWER NIBBLE FIRST
15	000D'	DBD0	KEY1:	IN	SPRCS		
16	000F'	AD		XRA	L	;	TEST FOR COMMAND ACK
17	0010'	F2 000	D'	JΡ	KEY1	;	WAIT FOR COMMAND ACK
18	0013'	DBD0		IN	SPRCS	7	GET LOWER NIBBLE
19	0015'	E60F		ANI	15	;	MASK TO NIBBLE ONLY
20	0017'	67		VOM	H,A	-	
21	0018'	3ElA		MVI	A, NORM	+CHI	DSU ; UPPER NIBBLE COMMAN
22	001A'	D3F0		OUT	CNTRG	;	ALSO ADJUSTS FIFO AND STATE
23	001C'	DBDO	KEY2:	IN	SPRCS		
24	001E'	AD		XRA	L		
25	001F'	FA 001	lC'	JM	KEY2	,	WAIT FOR ANOTHER ACK
26	0022'	DBD0		IN	SPRCS	;	GET UPPER NIBBLE
27	0024'	87		ADD	A	;	X2
28	0025'	87		ADD	A		X4
29	00261	87		ADD	Α	;	x8
30 -	0027'	87		ADD	A		X16
31	00281	B4		ORA	H	7	COMBINE THE TWO NIBBLES
32			;			•	
33			•	.END			

3.5.4 Cursor Lock

The CURSOR LOCK key alters the codes that are produced by some of the keys on the numeric keypad as defined in Appendix A.

The CURSOR LOCK key has a built-in light that indicates whether the feature is on or off. This feature can be set or reset by pressing the key, or by issuing a command from the program.

To change the state of the CURSOR LOCK feature, perform the following sequence:

- Input and save the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- 2. Issue command 4 to I/O address FOH.
- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. If desired, confirm the new state of CURSOR LOCK by inputting I/O address DOH and checking bit 4. One = on, zero = off.

3.5.5 All Caps

The ALL CAPS key alters the codes that are produced by the alphabetic keys as defined in Appendix A.

The ALL CAPS key has a built-in light that indicates whether the feature is on or off. This feature can be set or reset by pressing the key, or by issuing a command from the program.

To change the state of the ALL CAPS feature, perform the following sequence:

- 1. Input and save the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- 2. Issue command 7 to FOH.
- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.

4. If desired, confirm the new state of ALL CAPS by inputting I/O address DOH and checking bit 7. One = on, zero = off.

3.5.6 Auto-Repeat

If any key or legal combination of keys is held down for more than 800 milliseconds, the Auto-Repeat bit in Status register 2 is set. It will remain set until the key(s) is released. In addition, a special character (FFH) is inserted by the keyboard following the one that is to be repeated. The keyboard sends the character to be repeated only once.

If the program is to implement the Auto-Repeat feature, it should perform the following procedure:

- Input I/O address DOH and check bit 4. A "one" indicates repeat.
- 2. If this bit is set, start inputting keyboard characters until the FFH character is encountered.
- 3. When FFH is found, the preceeding character will be the one that should be repeated.
- 4. Discard the FFH character.
- 5. Continue to repeat the character until the Auto-Repeat bit is reset.

If the program is not to implement the Auto-Repeat feature, it should simply discard the FFH character.

3.5.7 Character Overrun

I/O address DOH should be input and bit 5 checked each time a character is input from the keyboard. If the bit is a one, it indicates that the seven-character keyboard buffer was overfilled, resulting in the loss of one or more characters.

ADVANTAGE 3-21 TECHNICAL MANUAL

3.6 VIDEO DISPLAY CONTROL

3.6.1 Screen Mapping


The video display consists of a matrix of contiguous dot positions that is 640 dots wide and 240 dots high. There is a one-to-one correspondence between each dot position and a bit in memory.

Data to be displayed on the screen is stored in the Display RAM. This RAM contains enough data to produce a display that is the same width as the screen format (640 dots) but is 256 dots high (see Figure 3-3).

The screen can be made to scroll vertically through the Display RAM in a wrap-around fashion. For example, if the screen is scrolled down so that the 50th horizontal row of dots in the RAM format is displayed at the top of the screen, then row 51 will be next, then 52, etc., until row 256 is encountered somewhere near the bottom of the screen. At that point the display continues with row 1 of dots in the RAM format, then row 2, row 3, etc., until the bottom of the screen is encountered.

The Display RAM is physically located between memory addresses 20000H and 24FFFH. The actual program addresses used to access this RAM depend on the state of the Memory Mapping registers (see Section 3.2.1). For the purpose of this discussion, assume that the Display RAM has been mapped into pages 0 and 1, i.e., 80H has been output to I/O address AOH, and 81H has been output to I/O address AOH.

The data in the Display RAM is organized as shown in Figure 3-3. To write into any dot or group of dots on the screen load the appropriate bit pattern into the correct locations of Display RAM, and insure that the screen is scrolled into position so that the bits are displayed.



To scroll the screen, change the number in the Start Scan register. Table 3-12 gives the I/O addresses of the register. The binary number in this register indicates how far down the screen image will be positioned relative to the top of the Display RAM format (see Figure 3-3). For example, if 02H is output to this register, the data for the top row of dots on the screen will come from RAM locations 0002H, 0102H, 0202H, etc.

3.6.2 Forming Letters and Symbols

The flexibility of the display screen format allows the user to form characters of virtually any style or size. For convenience, a set of standard character shapes is stored in the Boot PROM. When these characters are used, the display may contain 24 horizontal rows of characters with 80 characters per row. Instructions for accessing these characters are given in Section 3.6.5.

ADVANTAGE 3-24 TECHNICAL MANUAL

Table 3-12

Video I/O Addresses

I/O Address (Hexadecimal)	Operation	Description
90	OUTPUT	Load Start Scan Register. This 8-bit register specifies which display line is to be on top of the screen.
в0	INPUT or OUTPUT	Clear Display Flag. This flag marks the period between automatic scans of the display screen (see Section 3.6.3 below).

NOTES

- When these I/O addresses are decoded, address bits 0,1,2 and 3 are ignored. This produces 16 addresses for each function that work equally well. For example, addresses 90 through 9F all produce identical results.
- When inputting from address BO, the input data is indeterminate.
- When outputting to address BO, the output data is ignored.

3.6.3 Display Flag

The Display flag is bit 2 in I/O Status Register 1 (I/O address EOH). This flag allows the program to synchronize data transfers to the Display RAM. This prevents the momentary flicker which occurs when RAM data is changed while it is being refreshed on the screen.

The flag is set each time the automatic refresh circuitry completes a scan of the display screen, or approximately every 17 milliseconds. The flag is reset by the program (see Table 3-12). When the Display flag is set, it marks the beginning of a 0.50 millisecond period, during which time the screen is not being scanned. After this period, scanning resumes at the top of the screen and moves toward the bottom.

The Display flag causes a maskable interrupt each time it sets, if bit 7 is set in the I/O Control register (I/O address FOH).

3.6.4 Screen Blanking

The screen may be blanked by setting bit 5 of the I/O Control register (I/O address FOH). Resetting the bit allows the screen to display again the contents of Display RAM.

3.6.5 The Video Driver

The Video Driver is a Z80 processor subroutine within the Boot PROM. It is used to generate character templates for the video display and for controlling the cursor. The generated templates are 8 dots wide and 10 dots high, including the intercharacter and interline spaces.

The user supplies a list of parameters to the Video Driver that includes the current position of the cursor. The user then passes a single character to the Video Driver. If the character corresponds to one of the 96 displayable ASCII characters listed in Appendix A, it is displayed on the screen at the current cursor position. If the character corresponds to one of the control codes listed in Table 3-13, the Video Driver executes the appropriate command.

Table 3-13

Video Driver Control Codes			
Control Code	Hexadecimal Value	Description	
CTRL-H CTRL-J CTRL-K CTRL-L CTRL-M CTRL-N CTRL-O CTRL-Y CTRL-Y CTRL- CTRL-	08 0A 0B 0C 0D 0E 0F 18 19 1F 1E	Backspace (cursor left) Line Feed (cursor down) Reverse Line Feed (cursor up) Forespace (cursor right) Carriage Return Clear to End of Line Clear to End of Screen Cursor On Cursor Off New Line Home Cursor (to upper left corner of screen)	

Before using the Video Driver, map the Boot PROM into 8000H and map the Display RAM into 0000H and 4000H (see Section 3.2.1). The Video Driver does not use the Z80 processorstack pointer. A block of eleven bytes of data in main RAM must be set up before calling the Video Driver. The calling sequence is shown below and the data block format is shown in Table 3-9.

To invoke the Video Driver:

- 1. Set up the 11-byte RAM block as described in Table 3-9.
- Set Z80 processor IX Register to the start address of the RAM block.
- 3. Place the desired byte in the Z80 processor acumulator.
- 4. Jump to the Video Driver entry point (JMP 87FDH).

Table 3-14

Video Driver Data Block Format				
Byte	Name	Description		
1	CURSX	Cursor Column Number. There are 80 columns on the screen numbered 00H through 4FH. Each column is one byte wide.		
2	CURSY	Cursor Line Number. There are 256 lines numbered 00H through FFH. This number refers to the top line of the cursor template.		
3-4	PIXEL	PIXEL Data Table Address. The standard Pixel Data Table is in the PROM at address 8561H.		
5	SCRCT	Line Number. The line number which is currently at the top of the screen. This number is incremented or decremented by 10 (decimal) whenever a character causing a scroll is executed.		
6	STATS	Status Byte: Bit 0 - Set by Driver if cursor is disabled. Bit 1 - Set by user to disable auto wraparound of display format. Bit 2 - Set by the user to disable scrolling. Also inhibits automatic carriage return of cursor. Bit 6 - Set by Driver if cursor reaches top of screen and scrolling is inhibited.		

Table 3-14 (continued)

Bytes	Name	Description
		Bit 7 - Set by Driver if cursor reaches bottom of screen and scrolling is inhibited. Bits 3,4,5, Not used.
7-8	RETFP	Return Address. The Video Driver does not use the Z80 stack. It returns to the calling program by jumping to the address stored in these two bytes.
9-10	CTEMP	Cursor Template Address. This address must be set up to the start of a 10-byte block containing the cursor template (normally all FHH's).
11	VIDEO	Normal/Reverse. Set this byte to 00 for normal video, FFH for reverse video.

Typical Default Values for RAM Block:

```
CURSX: DB 00 ; Cursor at upper left corner

CURSY: DB 00

PIXEL: DW 8561H ; Standard character set

SCRCT: DB 00 ; Scan line 0 at top of screen

STATS: DB 00 ; Cursor on, auto wrap-around on, scrolling enabled

RETFP: DW XXXX ; XXXX is return address from PROM

CTEMP: DW 0FFFFH,0FFFFH,0FFFFH,0FFFFH; Cursor template
```

Note: CURSY, CURSY, SCRCT are automatically updated by the Video Driver.

3.7 FLOPPY DISK DRIVE CONTROL

The Floppy Disk Drive Controller uses a minimum of hardware and requires a sophisticated program to read from and write to the disk drives. Some of the timing and motor control is determined by the program.

The program communicates with the Floppy Disk Controller in the following ways:

- Through the Shared I/O Interface registers described in Section 3.4.
- 2. By outputting control bytes to the Drive Control register. The format for the register is shown in Table 3-16, and its I/O address is listed in Table 3-15.
- 3. By accessing the other I/O addresses given in Table 3-15.

Table 3-15

Floppy Disk I/O Addresses			
80	INPUT	Input Disk Data. Sets the processor into the wait state until the disk data is available, then reads the data. Inputting from this address when data is unavailable puts the processor into a continuous wait state.	
80	OUTPUT	Output Disk Data. Sets the processor into the wait state until the Disk Controller writes the data to the diskette. Outputting to this address before setting the Disk Write flag puts the processor into a continuous wait state.	


Table 3-15 (continued)

		
81	INPUT	Input Sync Byte. Sets the processor into the wait state until the sync byte is available, then reads the data. If the disk format is correct, the character read is a BFH. Inputting from this address when a sync byte is not available puts the processor into a continuous wait state.
81	OUTPUT	Load Drive Control Register. See Table 3-16 for the register format.
82	INPUT	Clear Disk Read Flag. Terminates the disk read operation. The data input by this address is indeterminate.
82	OUTPUT	Set Disk Read Flag. This flag is set as one of the steps in initiating a disk read operation. The output data is ignored.
83	OUTPUT	Set Data Write Flag. This flag is set to initiate a disk write operation. The output data is ignored. The Disk Write flag is cleared on the leading edge of the next sector mark.

NOTES

- When these I/O addresses are decoded, bits 2 and 3 are ignored. This produces four address for each function that work equally well. For example, addresses 80, 84, 88 and 8C all produce identical results.
- If a disk operation causes the processor to go into a continuous wait state, the Main RAM refresh cycles are interrupted and data in Main RAM is lost.

Table 3-16



A disk operation involves selecting the drive, enabling the motor, performing a head seek, selecting a sector, and then performing the read or write operation. These operations are described separately in the following subsections.

3.7.1 Power-On Initialization

The data separation circuitry must be initialized after power is applied to the disk controller but before a read or write operation. This is done by alternately setting and clearing the Disk Read flag (I/O address 82H)) at approximately 100-millisecond intervals for five cycles.

3.7.2 Motor Enable

Both disk drive motors are turned on whenever a command 5 is received (Start Disk Drive Motors, see Table 3-8). If the command 5 is removed for three seconds, the value 0EH is displayed as the sector number. After 100 microseconds both disk drive motors are turned off and the Drive Control register is reset to zeroes. The 100-microsecond delay prevents the motors from being turned off in the middle of a read or write operation.

3.7.3 Drive Selection

After the drive motors are turned on, the program loads the Drive Control register (see Table 3-16) to select one of the two drives. At the same time the other bits of the register may be loaded in preparation for a head seek, read, or write.

3.7.4 Seek

The positioning of the disk drive read/write head is entirely under program control. The program must keep track of the position of the head and generate the timing pulses required to move the head from track to track.

ADVANTAGE 3-33 TECHNICAL MANUAL

The head is initialized (set on Track 0) by stepping it one track at a time toward the outside of the diskette, and after each step, inputting I/O Status register 1 (I/O address EOH). Bit 5 of the register is on when the selected drive has its head positioned on track 0. There are 35 tracks per side.

The head is stepped by setting and then resetting bit 4 of the Drive Control register (I/O address 81H). When the head is moved by more than one track in either direction, this bit must remain off for at least 5 milliseconds between step pulses. When the head reaches its destination, the program must delay at least 20 milliseconds to allow time for the head to settle.

3.7.5 Sector Selection

The sector number is read by performing the following sequence:

- 1. Input and record the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- Issue command 5 to the I/O Control register (I/O address FOH, refer to section 3.4).
- 3. Wait for the command acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. Input the Sector Mark bit (I/O address EOH, bit 6) until it is found to be zero.
- 5. Input the sector number (I/O address DOH, bits 0 through 3). This number is valid while the Sector bit is zero, and for 50 microseconds thereafter.

The number obtained by following the above procedure is actually the number of the previous sector. For example, if sector 6 is to be accessed, the program must search for sector 5. If the desired sector is not found on the first attempt, repeat steps 4 and 5 above until it is found.

When the correct sector has been located, the program goes into a loop, waiting for the sector mark to go from a zero to a one. The read or write operation sequence must be initiated on this transition.

3.7.6 Read Data

After the proper sector number is found, the read sequence is as follows:

- 1. Wait 500 microseconds after the zero-to-one transition of the Sector Mark bit.
- Set the Disk Read flag by outputting to I/O address 82H.
- 3. Change the Acquire Mode flag to zero (bit 3 of I/O address FOH).
- 4. Wait 150 microseconds, then change the Acquire Mode flag to a one.
- 5. Wait until the Disk Serial Data bit (I/O address EOH, bit 7) changes to a one.
- 6. Input the sync byte (I/O address 81H). This byte should be FBH.
- 7. Input from I/O address 80H for the remainder of the data. The next byte read is the second sync byte, which is the sector number plus 16 times the track number, truncated to eight bits. Following this are the 512 data bytes and the CRC byte. The CRC byte is not checked by hardware; a software routine is needed if checking is desired.
- 8. The program's task is complete at this point. The hardware will reset the Disk Write flag at the zero-to-one edge of the next sector mark. During the sector mark a new write sequence can be started

Read timing is illustrated in Figure 3-4A. Note that the timing of the Sector Mark bit is such that consecutive sectors may be read.


3.7.7 Write Data

After the proper sector number is found, the write sequence is as follows:

- Input the Write Protect bit (I/O address EOH, bit
 The bit must be a zero to write on the diskette.
- 2. If writing to one of the inner tracks, set the Precompensation bit (I/O address 81H, bit 5). Precompensation is required on tracks 15 through 34 on side 0, and tracks 35 through 49 on side 1.
- Set the Disk Write flag by outputting to I/O address 83H. This must be done within 150 microseconds after the zero-to-one transition of the Sector Mark bit (I/O address EOH, bit 6).
- 4. Output 33 consecutive bytes of zeros to I/O address 80H. This forms the preamble of the sector.
- Output two sync bytes to I/O address 80H. The first contains the synchronization byte (0FBH), and the second contains the sector address (see READ DATA).
- 6. Output 512 data bytes to I/O address 80H.
- 7. Output the CRC byte to I/O address 80H. Note that the program must calculate the CRC byte.
- 8. The program's task is complete at this point. The hardware will reset the Disk Write flag at the zero-to-one edge of the next sector mark. During the sector mark a new write sequence can be started.

Note that it is possible to write contiguous sectors by waiting for the Sector Mark bit to return to zero, and starting again with step 3 above.

Write timing is illustrated in Figure 3-4B.



3.8 ACCESSING THE I/O BOARDS

The ADVANTAGE computer interfaces with external I/O devices such as printers and communication links by means of printed circuit (PC) boards. These boards plug into the connectors at the rear of the Main PC Board. The connectors all share a common set of signals and a common set of commands which can be sent by the program.

There are two I/O boards which can be used in the I/O board slots: the PIO (Parallel I/O) and the SIO (Serial I/O). This section introduces the I/O commands which can be sent to these boards. The programming information for a particular board will be found in the section pertaining to that board.

3.8.1 Reset

The I/O boards are reset by changing bit number 4 of the I/O Control register first to a zero, then to a one. The I/O address of this register is FOH.

3.8.2 Board ID

A command may be sent to each of the I/O board slots requesting that the board inserted into that slot identify its board type. These commands take the form of I/O instructions. The I/O addresses corresponding to the board slots are given in Table 3-17. The I/O identification codes are given in Table 3-18.

There are six I/O board slots, numbered 1 through 6. Slot 1 is the left-hand board as seen from the rear of the unit. They are numbered in sequence from left to right.

Table 3-17

I/O Board Addresses				
I/O Address (Hexadecimal)	Operation	Description		
00 - 0F 10 - 1F 20 - 2F 30 - 3F 40 - 4F 50 - 5F 70 or 78 71 or 79 72 or 7A 73 or 7B 74 or 7C 75 or 7D 76 or 7E 77 or 7F	INPUT/OUTPUT INPUT/OUTPUT INPUT/OUTPUT INPUT/OUTPUT INPUT/OUTPUT INPUT/OUTPUT INPUT	Access I/O board in slot 6 Access I/O board in slot 5 Access I/O board in slot 4 Access I/O board in slot 3 Access I/O board in slot 2 Access I/O board in slot 1 INPUT the ID from slot 6 INPUT the ID from slot 5 INPUT the ID from slot 4 INPUT the ID from slot 3 INPUT the ID from slot 2 INPUT the ID from slot 1 Currently unused. Returns all ones. Currently unused. Returns all ones.		

Table 3-18

I/O Board Identification Codes	
Identification Code (Hexadecimal)	I/O Board
7F F7 BE DB FF	FPB - Floating Point Board SIO - Serial Input/Output Board HDC - Hard Disk Controller Board PIO - Parallel Input/Output Board No board or board with no ID.

3.8.3 Byte Transfers

I/O instructions are used to transfer 8-bit bytes between the program and any one of the I/O boards. These bytes may be data bytes, control bytes or status bytes, depending upon the I/O address that is used and the particular I/O board that decodes the address.

Table 3-17 lists the I/O addresses (00 through 5F) that are used to access a board for a single byte transfer. Each board slot is assigned to a group of 16 I/O addresses. The most significant digit of the address determines which board slot is accessed, and the least significant digit has a meaning determined by the particular board in that slot. The directin of the data transfer depends upon whether the program executes an input or an output instruction.

3.8.4 Interrupt

A maskable interrupt may be generated from any of the I/O board slots. The program may detect this condition by inputting from I/O address EOH and checking bit 1. The bit will be a zero if any of the I/O boards are interrupting. The boards must be polled individually to determine which board caused the interrupt.

3.9 SIO BOARD

The Serial Input/Output (SIO) Board provides a general facility for communicating with serial I/O devices. Synchronous and asynchronous operation are described in separate subsections. This section begins by describing those features of the board that are common to both synchronous and asynchronous operation.

3.9.1 Reset

When the I/O Reset bit (I/O address FOH, bit 4) is set on, then off, it has the following effect on the SIO Board:

- 1. The Interrupt Mask is cleared to zeros, preventing any interrupts from the board.
- The Baud Rate register is cleared to zeros. Normally the register would now have to be reloaded to select the desired baud rate. See the appropriate section below.
- 3. The USART is reset, in preparation for reprogramming.

Note that the I/O Reset bit resets all I/O Boards simultaneously.

3.9.2 Board ID

The 8-bit identification code for the SIO Board is F7H. The I/O address used to input this code is determined by the board slot occupied by the SIO (see Table 3-17).

3.9.3 Data Transfers

The I/O address used to transfer a data byte to or from the SIO Board is XOH, where X is determined by the board slot occupied by the SIO (see Table 3-19). The standard location for the SIO Board is slot 1.

Table 3-19

First Digit	of I/O Address
Board Slot	First Digit of I/O Address
6	0
5	1
4	2
3	3
2	4
1	j 5


3.9.4 Control

The operation of the SIO Board is controlled by specifying the Interrupt Mask and the baud rate, and by programming the 8251 USART IC (integrated circuit).

The format of the Interrupt Mask is shown in Table 3-20. A one in any of the bit positions 0 through 3 allows the SIO Board to generate a maskable interrupt if the stated condition occurs. The program defines this mask by outputting the appropriate bit pattern to I/O address XAH, where X is determined by the board slot occupied by the SIO Board (see Table 3-19).

The baud rate is specified by loading the Baud Rate register as described in the appropriate section: 3.9.7 for asynchronous mode, and 3.9.8 for synchronous mode.

Table 3-20



Programming the 8251 USART is done by resetting the SIO Board (see Section 3.9.1), then outputting a series of control bytes to the SIO. These bytes are output to I/O address X1H, where X depends upon the board slot occupied by the SIO Board. The control bytes necessary to configure the SIO for a particular mode of operation such as synchronous/asynchronous, number of bits per character, etc., are defined in the specification sheets for this IC, which can be found in Appendix H.

3.9.5 Status

A status byte may be read from the SIO Board by inputting I/O address XIH, where X depends upon the board slot occupied by the SIO Board (see Table 3-19). The composition of this status byte is given in the specification sheets for the 8251 USART, which can be found in Appendix H.

Table 3-21

Seríal I/O Addresses				
I/O Address (Hexadecimal)	Operation	Description		
X0 X1 X8 XA	INPUT/OUTPUT INPUT/OUTPUT OUTPUT OUTPUT	USART data USART Status/Command Baud Rate Register Interrupt Mask		

NOTES

- The first digit of these I/O addresses is determined by the board slot occupied by the SIO board (see Table 3-19).
- The Baud Rate register may also be accessed by using I/O address X9.
- The Interrupt Mask may also be accessed by using I/O address XB.
- Inputting from I/O addresses X8, X9, XA or XB causes indeterminate data to be loaded.

3.9.6 Interrupt or Polled

The SIO Board may be serviced in the interrupt mode or it may be polled by the program.

If the interrupt mode is used, one or more bits of the Interrupt Mask must be set to allow the USART to generate interrupts. The Interrupt Mask is discussed in Section 3.9.4.

When the SIO Board causes an interrupt, the program must determine the source of the interrupt. It does this by inputting from I/O address EOH and checking bit 1. The bit is a zero if any of the I/O boards including the SIO are interrupting. The program then inputs the status of all I/O boards to determine which board(s) is interrupting.

The program decides whether the SIO Board has interrupted by comparing the status bits to the bits in the Interrupt Mask. The program can respond by inputting or outputting a data byte, as appropriate, or by simply masking the interrupting condition.

If the SIO Board is to be polled, the Interrupt Mask must be loaded with zeros. The program polls the SIO by perodically reading the status byte from the 8251 USART (see Section 3.9.5) and taking appropriate action.

3.9.7 SIO in Asynchronous Mode


A. Asynchronous Modem Configuration

To establish a communication link between two electronic devices, one device must simulate a modem while the other simulates a terminal. If the ADVANTAGE is to communicate with a serial terminal such as an external CRT, a teletype, or a serial printer, the SIO must be configured to simulate a modem. Similarly, if the ADVANTAGE is to communicate with a modem, the SIO must simulate a terminal.

As shipped, the SIO is configured as a modem; it is ready for immediate connection to an asynchronous RS-232 terminal or a North Star-supplied printer. Connection to most asynchronous terminals and printers requires no configuration changes.

If the SIO has ever been reconfigured as a terminal, it can be restored to its original configuration as follows:

- 1. Remove the Clock Header in board locatin 1A, if one is present.
- Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-5.




B. Asynchronous Terminal Configuration

If the ADVANTAGE is to communicate with a modem (or with another computer simulating a modem) the interfacing SIO port must be configured to simulate a terminal.

To configure the SIO as a terminal, proceed as follows:

1. Remove the Clock Header in board location 1A, if one is present.

2. Remove the Configuration Header from board location 3A and replace it with a 16-pin header wired as shown in Figure 3-6.



C. Current Loop Operation


Whereas most computers, terminals, and printers use RS-232 signal levels, some terminals, such as teletypes, use 20 mA current loop signals.

A teletype is a passive device; it does not supply current, but relies on current supplied by the SIO. The SIO is not equipped to accommodate active current loop devices such as computers that produce current loop signals.


As shipped, each SIO board is configured to use RS-232 signals.

To configure an SIO for current loop operation, perform the following procedure:

1. Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-7.



- 2. Remove the 1488 in location 4A and replace it with the Current Loop circuit built on a 14-pin header. This circuit is shown in Figure 3-8 and is constructed as follows:
 - a. Connect a 2N3904 transistor to the 14-pin header with the emitter (E) lead connected to pin 7, the base (B) lead connected to pin 5 and the collector (C) lead connected to pin 6.
 - b. Solder a 5.6K ohm 1/4 Watt resistor between pin 4 and pin 12 on the header.
 - c. Solder a 1K ohm 1/4 Watt resistor between pin 8 and pin 14 on the header.



3. Connect a 25-pin D-type connector to the terminal cable as follows:

pin 9 to the printer +lead pin 3 to the printer -lead pin 2 to the keyboard +lead pin 10 to the keyboard -lead


The procedure is then complete.

D. Asynchronous Printers

As noted earlier, most asynchronous printers can be connected to the SIO with no configuration changes. For a few printers, however, the buffer full status signal may be on an alternate pin.

The SIO supports printers that indicate buffer full status on Pin 20 (DTR) or on pin 19 (SCA). Consult the manual for your printer to determine which pin is used to indicate buffer full status. Depending on the manufacturer, this signal may be identified as "Printer Ready" or "Buffer Full."

As shipped, the SIO expects the buffer full signal on pin 20. If this signal is on pin 19, the SIO Board must be modified as shown in Figure 3-9.



E. Asynchronous Baud Rate Selection

The baud rate is selected by a combination of the USART command to "divide by 16" or to "divide by 64" and the value placed in the Baud Rate register. This register is loaded via I/O address X8H, where X is determined by the board slot occupied by the SIO board (see Table 3-19). Table 3-22 shows the values that produce the commonly used baud rates.

Table 3-22

	Asynchronous Baud Rate Selection					
Baud	USART Baud R	set to ÷ 64				
Rate	Decimal	Hexadecimal	Decimal	Hexadecimal		
19200	127	7 F				
9600	126	7E				
4800	124	7C	127	7F		
2400	120	78	126	7E		
1200	112	70	124	7C		
600	96	60	120	78		
300	64	40	112	70		
200	32	20	104	68		
150	0	00	96	60		
110			84	54		
75			64	40		
50			32	20		
45	 		22	16		

F. Asynchronous Programming Examples

Table 3-23 illustrates a method of programming the SIO Board for asynchronous operation.

Table 3-23


0000		;				
0000		;				
0030		PORTA	ĐQU	30H		for SIO boardlet in slot three.
0038		BAUD	EQU			Baud rate for channel
0030		DATA	BOO	PORTA		RT data address
0031		CIRL	EQU			RT control/status.
007F		BDRT	EQU	127	; set	Baud rate of 19.2K Baud
0000		;				
0000		:				
0000				Transit	and on	utput routines
0000		?		* Trapac		acture rosexing
	DB31	CINA	IN	CTRL		; Check USART status
0002		CTIAL	ANI	2		Get RxReady bit
	28FA		JRZ	CINA		; Wait till character ready
0006			IN	DATA		; Read character
0008			ANI	7FH		; Mask off top bit
000A	C9		RET			-
000B		;				
000B		COUTA	IN	CIRL		; Check USART status
000D			ANI	1		; Get TxReady bit
000F			JRZ	COUTA		; Wait till ready
0011			MOV	A,B		; Output char is in B reg
0012			OUT	DATA		: Output character
0014	C9		RET			
0015			D3			\$
0015		; SIO	Board	Ter inicia	HIZECI	ion routine
0015 0015	3E7F	; INIT	MEZT	A, BORT		
0017		INII	MVI	BALID		: Set baud rate
0019	D330	;	001			, per odda race
0019			orrind	macke are	clear	red at power up
0019		3	errupe	MEDAS GIV	· orom	red at power up
0019	3E03	•	MVI	A,3		; Give USART commands
001B			OUT	CIRL		; to reset.
001D			CUT	CTRL		•
001F			MVI	A,40H		
0021	D331		OUT	CIRL		
0023			MVI	A, OCEH		; Give mode command
0025			OUT	CTRL		; 2 STOP BITS, 16*CLK,
0027			MVI	A,27H		; Give command.
0029			CUT	CTRL		; CMD: RIS,ER,RXP,DTR,TXEN
	CD2E00		CALL	INJNK		; Read junk twice
002E		INJNK		DATA		
0030	C9		RET			
0031		;	-			
0031	mare e		END			•
SYMBO	LTABLE					

3.9.8 SIO in Synchronous Mode


A. Synchronous Modem Configuration

As shipped, the SIO is configured for operation as an asynchronous modem. It can be reconfigured for synchronous operation as described below.

 Wire an 8-pin header as shown in Figure 3-10, and install it in the Clock Header socket, board location 1A.




2. Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-11.




B. Synchronous Terminal Configuration

As shipped, the SIO is configured for operation as an asynchronous modem. It can be reconfigured as a synchronous terminal as described below.

 Wire an 8-pin header as shown in Figure 3-12, and install it in the Clock Header socket, board location 1A.



 Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-13.



C. Synchronous Baud Rates

During synchronous operation, the receiving port speed is determined by the clock signal generated by the transmitting port. Thus, the SIO baud rate selection determines only the transmission speed for a particular port, not the receiving baud rate.

The baud rate is programmed by outputting a value to the Board Rate register. This register is loaded via I/O address X8H, where X is determined by the board slot occupied by the SIO Board (see Table 3-19). Table 3-24 shows the values that produce the commonly used baud rates. The lowest rate is 2400 baud and the highest rate is 51K baud. Rates higher than 51K baud should not be used as this exceeds the upper frequency limit of the 8251 USART.

Synchronous Baud Rate Selection Baud Rate Register Decimal Hexadecimal Baud Rate 7A 51000 122 38400 120 78 19200 112 70 60 96 9600 4800 64 40 00 2400 0

Table 3-24

D. Synchronous Programming Example

Table 3-25 provides an example of programming the SIO to communicate with a synchronous device.

Table 3-25

```
Sample Synchronous I/O Routines for SIO Board
0000
0000
0000
0000
                       INIT initializes the USART for synchronous operation.
0000
0000
                      SYNI loads a received message into RAM starting
0000
                            at the address given in HL.
0000
0000
                      SYNO transmits a message from RAM starting at the
0000
0000
                            address given in HL. The number of bytes of
0000
                            the message is given in BC.
0000
                ; As the data transferred is binary and may contain any character,
0000
                ; an escape character must be used to indicate the presence of
0000
0000
                ; control characters such as End-of-text, Start-of-text and Sync.
                ; The escape character used is DLE, 10H. If a DLE character
0000
0000
                ; occurs in the data this is replaced by two DLEs in sequence.
0000
0000
0002
                STX
                        EQU
                                      ; Start of text character
                                      ; End of text character
0003
                ETX
                        EQU
                               3
                                      ; Data Link Escape character
0010
                DLE
                       EQU
                               10H
0016
                SYN
                        EQU
                               16H
                                      ; Sync character
0000
                 TXRDY
                                       ; USART status bits
0001
                       ĐQU
                 RXRDY
                       EQU
0002
0000
                 PORTA
                       EQU
                                       ; Set for SIO boardlet in slot three.
0030
                               PORTA+8 ; Set Baud rate for channel
0038
                 BAUD
                        EQU
0030
                ATAG
                       EQU
                               PORTA ; USART data address
0031
                CIRL
                        EQU
                               PORTA+1 ; USART control/status.
0000
0078
                 BORT
                       EQU
                               120
                                       ; Set Baud rate of 38.4 Khz
0000
0000 3E78
                 INIT
                        MVI
                               A,BDRT ; Set Baud rate
                                       ; for SIO boardlet
0002 D338
                        OUT
                               BAUD
                               H08,A
0004 3E80
                                       : Ensure USART is cleared
                        MVI
0006 D331
                        CUT
                               CIRL
                                       ; as specified by manufacturers
0008 D331
                        OUT
                               CIRL
000A 3E40
                        MVI
                               A,40H
                                       ; do reset
000C D331
                        OUT
                               CTRL
000E
000E 3E0C
                        MVI
                               A,OCH
                                       ; Double sync, no parity
0010 D331
0012 3E10
                        CUT
                               CIRL
                        MVI
                               A, DLE
                                       ; Sync character #1
0014 D331
                        CUT
                               CIRL
0016 3E16
                               A, SYN
                                       ; Sync character #2
                        IVM
0018 D331
                        OUT
                               CTRL
001A 3EB7
                        MVI
                               A,0B7H ; Hunt,RTS,Error reset,RxE,DTR,TxE
001C D331
                        OUT
                               CIRL
001E DB30
                        IN
                               DATA
                                       ; Read junk
0020 C9
                        RET
0021
                 ; Synchronous input routine (RAM address in HL)
0021
0021
                                       ; Set USART into hunt mode and
0021 CD0000
                 SYNI
                        CALL
                               TINI
0024 CD5100
                        CALL
                               GETCH
                                      ; reset errors
```

```
0027 FE10
                        CPI
                               DEE
0029
     20F6
                        JRNZ
                               SYNI
                                       ; Wait for DLE to appear
002B CD5100
                        CALL
                               GETCH
002E FE16
                        CPI
                               SYN
                                       ; If SYNC, try again
0030 28EF
                        JRZ
                               SYNI
0032 FE02
                        CPI
                               STX
                                       ; Check for start of text,
0034
     20EB
                        JRNZ
                               SYNI
                                       ; if bad, try again
0036
                 ; Transfer message into RAM
0036
0036
0036 CD5100
                 SDATA CALL
                               GETCH
                        CPI
                               DLE
0039 FE10
                                       ; If not DLE then data
                               RAMLD
003B 2010
                        JRNZ
                        CALL
                               GETCH
                                       ; Get second char of DLE seq
003D CD5100
                                       ; If DLE-DLE then use one
0040 FE10
                        CPI
                               DLE
                                       ; of them as data
0042 2809
                        JRZ
                               RAMLD
                                       ; Check for padding (SYNC chars)
; ignore if it is
0044 FE16
                               SYN
                        CPI
0046
     28EE
                        JRZ
                               SDATA
0048 FE03
                        CPI
                               ETX
                                       ; End yet ?
004A C8
                        RZ
                                       ; If not done, then bad DLE
                                       ; sequence found, ignore it
004B 18E9
                        JR
                               SDATA
004D
                 RAMILD MOV
004D 77
                               M,A
                                       ; Insert byte into RAM at (HL)
004E 23
                        INX
004F 18E5
                               SDATA
                                       ; Get next byte
                        JR
0051
0051 DB31
                 GETCH
                       IN
                               CTRL
                                       ; Get char from serial port
0053 E602
                        ANI
                               RXRDY
0055 28FA
                                       ; Wait till done
                        JRZ
                               GETCH
0057 DB30
                        IN
                               DATA
0059 C9
                        RET
005A
005A
                   Synchronous output routine
                 ; Outputs BC characters starting at address in HL
005A
005A
005A CD0000
                 SYNO
                        CALL
                               INIT
                                       ; Reset USART
                        PUSH
005D C5
                               В
                                       ; Save byte count
                                       ; Send 255 DLE-SYNCs
005E 0600
                        MVI
                               B_{r}0
0060 3E10
                 HEADR MVI
                               A,DLE
                                       ; before message
0062 009100
                        CALL
                               OPCH
0065 3E16
                               A, SYN
                        MVI
0067 CD9100
                        CALL
                               OPCH
                               HEADR
006A 10F4
                        DJNZ
006C C1
                        POP
                               В
                                       ; Restore byte count
006D
006D 3E10
                        MVI
                               A,DLE
                                       ; Send message header of
006F CD9100
                        CALL
                               OPCH
                                       ; DLE STX
0072 3E02
                               A,STX
                        MVI
0074 CD9100
                        CALL
                               OPCH
0077
                 ; Transfer message contents
0077
0077
0077 7E
                 NCHO
                        MOV
                               A,M
0078 CD9100
                        CALL
                               OPCH
                                        ; Output byte of data
007B 3E10
                                       ; DLE for comparison
                        MVI
                               A,DLE
007D EDA1
                        CPII
                                       ; Check if char was DLE and count
                                       ; Output second DLE if it was
                               OPCH
007F CC9100
                        CZ
0082 EA7700
                        JPE
                               NCHO
                                       ; Loop till done
                        CALL
                               OPCH
                                       ; Output DLE from A
0085 CD9100
```


Table 3-25 (continued)

```
0088 3E03
                      MVI
                             A,ETX
                                     ; Send End of text
008A CD9100
                       CALL
                             OPCH
00000 CD0000
                       CALL
                             INIT
                                     ; Stop SYNC characters
0090 C9
                      RET
                                     ; Return to calling program
0091
                OPCH
0091 F5
                      PUSH
                             PSW
                                     ; Output Character
0092 DB31
                WIX
                                     ; Get USART status
                       IN
                             CTRL
0094 E601
                                     ; Check if ready for character
                      ANI
                             TXRDY
0096 28FA
                      JRZ
                             WIX
                                     ; Wait till it is
0098 F1
                                     ; Get character back and
                       POP
                             PSW
0099 D330
                      OUT
                             DATA
                                     ; output
009B C9
                      RET
009C
009C
                      END
SYMBOL TABLE
BAUD 0038 00 EDRT 0078 00 CTRL 0031 00 DATA 0030 00 DLE 0010 00 ETX
                                                                             0003 00
```

3.10 PIO Board

The PIO (Parallel Input Output) Board is used to drive parallel printers and other devices requiring transfer of data in 8-bit parallel form.

The PIO Board contains a configuration header which allows it to adapt to many different device interfaces. This header changes the way that the components on the board are connected. Since the header can be wired in many ways, only one configuration is discussed here, i.e., with the header wired as shown in Figure 3-14.



This is the standard North Star configuration. To determine the affect that other configurations would have on the operation and programming of the PIO board, refer to the PIO board schematic in Appendix I.

3.10.1 Reset

When the I/O Reset bit (I/O address FOH, bit 4) is set on, then off, its only effect on the PIO Board is to reset the Interrupt Mask to all zeros. See CONTROL heading below. Note that the I/O Reset bit resets all I/O boards simultaneously.

3.10.2 Board ID

The 8-bit identification code for the PIO board is DBH. The I/O address used to input this code depends on the board slot occupied by the PIO board (see Table 3-19).

3.10.3 Data Transfers

The I/O address used to transfer a data byte to or from the PIO board is XOH, where X is determined by the board slot occupied by the PIO (see Table 3- 9). The standard location for the PIO Board is slot 2.

3.10.4 Control

The operation of the PIO Board is controlled by specifying the Interrupt Mask, and by setting and resetting the Input and Output flags. These flags are input as part of the status byte and may be used to generate maskable interrupts.


The format of the Interrupt Mask is shown in Table 3-26. A one in any of the bit positions 4 through 7 enables the PIO Board to generate a maskable interrupt if the stated condition is true. The program defines this mask by outputting the appropriate bit pattern to I/O address X2H, where X is determined by the board slot occupied by the PIO Board (see Table 3-19).

The program initializes the Input flag by resetting it. The input device sets the flag when an input byte is ready at the device interface. After the byte is input, the program again resets the flag, and the cycle is repeated.

The Input flag is reset by accessing I/O address X6H, where X is determined by the board slot occupied by the PIO Board (see Table 3-19). In the standard configuration of the PIO Board, the Input flag is not normally set by the program. The flag could be set by accessing I/O address X7H, where X is determined in the same manner as for resetting the flag.

The program initalizes the Output flag by resetting it. The output device sets the flag when it is ready to receive a byte. After the byte is transferred, the program again resets the flag, and the cycle is repeated.

Table 3-26




The Output flag is reset by accessing I/O address X4H, where X is determined by the board slot occupied by the PIO Board (see Table 3-19). In this configuration of the PIO Board, the Output flag is not normally set by the program, although it could be set by accessing I/O address X5H, where X is determined in the same manner as for resetting the flag.

3.10.5 Status

A status byte may be read from the PIO Board by inputting from I/O address X1H, where X is determined by the board slot occupied by the PIO Board, (see Table 3-19). Table 3-27 shows the format of the Status byte. The operation of the Input and Output flags is discussed under the CONTROL heading above.

Table 3-27



3.10.6 Interrupt or Polled

The PIO Board may be serviced in the interrupt mode or it may be polled by the program.

If the interrupt mode is used, one or more bits of the Interrupt Mask must be set on to allow the PIO Board to generate interrupts. The Interrupt Mask is discussed in Section 3.10.4.

When the PIO Board causes an interrupt, the program must determine the source of the interrupt. It does this by inputting from I/O address EOH and checking bit 1. The bit is a zero if any of the I/O boards including the PIO is interrupting. The program then inputs the status of all I/O boards to determine which board(s) is interrupting. The program decides that the PIO Board has interrupted if one of the four status bits is a one, and the corresponding bit in the Interrupt Mask is also a one.

If the PIO Board is to be polled, the Interrupt Mask must be loaded with zeros. The program polls the PIO by perodically reading the board status and taking appropriate action.

Table 3-28

Parallel I/O Addresses				
I/O Address (Hexadecimal)	Operation	Description		
хо	INPUT	Input Data Byte.		
X0	ОСТРИТ	Output Data Byte.		
Хl	INPUT	Input Status Byte (see forma in Table 3-27).		
Х2	OUTPUT	Output to Interrupt Mask (se format in Table 3-26).		
Х3		Not used.		
x4	INPUT/OUTPUT	Reset Output flag.		
X 5	INPUT/OUTPUT	Set Output flag.		
X6	INPUT/OUTPUT	Reset Input flag.		
х7	INPUT/OUTPUT	Set Input flag.		

NOTES

- The first digit of these I/O addresses is determined by the board slot occupied by the PIO board (see Table 3-19).
- Addresses X8 through XF function the same as addresses X0 through X7 respectively.

3.10.7 Programming Example

The subroutine in Table 3-29 provides an example of programming the standard configuration PIO Board to output data.

Table 3-29

			Sample Rou	itine Fo	Output	ti	ng PIO Data
1	0040	==	PIO	==	40H	;	PIO BASE PORT ADDRESS
2 3	0040	==	PDATA	æ≒	PIO	;	PIO DATA PORT ADDRESS
3	0041	==	PSTAT	==	PIO+1	;	PIO STATUS PORT ADDRESS
4	0004	==	POBIT	==	4	;	PO FLAG BIT MASK
5	0044	==	RSFLG	==	PIO+4	;	ADDR RO RESET OUTPUT FLAG
6			L				
7	0000'	DB41	POUT:	IN	PSTAT	;	PIO STATUS
8	0002'	E604		ANI	POBIT	;	TEST OUTPUT
9	0004'	28FA		JRZ	POUT	;	WAIT FOR DEVICE READY
10	0006'	D344		OUT	RSFLG	;	RESET OUTPUT FLAG
11	0008'	78		MOV	A,B	;	CHARACTER TO SEND
12	00091	F680		ORI	80H	;	SET STROBE BIT FALSE
13	000B'	D340		OUT	PDATA	;	SET UP DATA
14	000D'	EE80		XRI	80H	;	TOGGLE STROBE
15	000F'	D340		OUT	PDATA	-	
16	0011'	EE80		XRI	80H	;	TOGGLE STROBE
17	00131	D340		OUT	PDATA		
18	0015'	E67F		ANI	7FH	;	CLEAR STROBE BIT
19	0017'	Ç9		RET			
20			;				
21				• END			
<u> </u>							

3.11 Speaker Control

The speaker produces sounds that are used to signal the operator of the ADVANTAGE. The program can either produce a standard beep sound, or a programmable sound.

The standard 'beep' sound is a 1920 Hz tone with a duration of one-half second. This sound is produced by inputting from I/O address 83H. The input data is indeterminate.

The programmable sound is produced by manipulating bit 6 of the I/O Control register (I/O address OFH). When this bit is complemented at the proper rate, a tone is produced in the speaker. For example, complementing the bit once every millisecond will produce a 500 Hz tone. The tone is maintained as long as the bit is being complemented. Note that complex sounds may be generated by complementing the bit at an irregular rate.

3.12 BOOTSTRAP FIRMWARE

The Bootstrap program is contained in the Boot PROM (see Section 4.1.3). The Bootstrap program loads other programs from diskette or from a serial port via an SIO Board.

3.12.1 Startup

The Bootstrap program may be entered by generating a non-maskable interrupt (see Section 3.3.2), or by executing the following two instructions:

- 1. Output 84H to I/O address A2H.
- 2. Jump to address 8066H.

When the Bootstrap program is entered, it performs the following sequence:

- 1. The 280 processor registers are pushed into the existing stack in the following sequence: AF,B,D,H, alternate AF, alternate B, alternate D, alternate H, alternate IX and alternate IY. Finally, the interrupt vector is pushed.
- 2. The stack pointer is put in register IY. If the Bootstrap program was entered as the result of a power reset, register IY contains 0001H.

- 3. The Display RAM is mapped into 0000H through 7FFFH, the Boot PROM is mapped into 8000H through BFFFH, and the first 16K bytes of Main RAM are mapped into C000H through FFFFH.
- A beep sounds, and the message 'LOAD SYSTEM' is displayed.

The Bootstrap program then waits for instructions entered from the keyboard. These instructions may cause it to boot from drive 1, boot from drive 2, or boot from a serial port (see Section 2.2).

3.12.2 Boot from Disk Drive

- If the Bootstrap program is directed to boot from one of the disk drives, it performs the following sequence:
- 1. Sectors 4,5,6 and 7 on track 0 are read into Main RAM. The first data byte in sector 4 determines the starting location of the area in Main RAM in which the program is stored.

For example, if the first data byte is COH, this byte is stored in location COOOH, and remaining data bytes in sectors 4,5,6 and 7 are stored sequentially from that point. This first byte must be in the range COH through F8H.

- 2. The first 16K bytes of Main RAM are mapped into 0000H through 3777H and 4000H through 7FFFH.
- 3. A jump is made to the load address + 10. This location must contain the op code for a jump instruction.

If the boot attempt is unsucessful, a beep sounds and the 'LOAD SYSTEM' message is redisplayed. There are five ways that a failure may occur:

- 1. Diskette not loaded.
- 2. Machine malfunction.
- 3. Uncorrectable read error (wrong CRC byte). The CRC byte is calculated by the routine shown in Table 3-30.

- 4. Wrong sync byte. The first sync byte is FBH. The second sync byte is the sector number plus 16 times the track number, truncated to eight bits.
- 5. The first byte of sector 4 is not in the range COH through F8H, or the tenth byte of sector 4 is not C3H.

Table 3-30

Boot PROM CRC Routine
814E DB80 READL IN RDATA ;GET BYTE
8150 FECO CPI OCOH
8152 D8 RC
8153 FEF9 CPI OFSH
8155 D0 RNC
8156 57 MOV D,A; MSB OF STORE ADDRESS
8157 12 STAX D;STORE IT ALSO
8158 13 INX D
8159 07 RLC
815A 4F MOV C,A ;START OF CRC VALUE
815B 216581 LXI H,BLOOP; SET NEW RETURN ADDRESS
815E DB80 IN RDATA ;GET SECOND BYTE
8160 12 STAX D
8161 13 INX D
8162 A9 XRA C
8163 07 RLC ;CRC CALC
8164 4F MOV C,A
8165 DB80 BLOOP IN RDATA ; READ DATA LOOP
8167 12 STAX D
8168 A9 XRA C ; FORM CRC
8169 07 RLC
816A 4F MOV C,A
816B 13 INX D ; UPDATE STORE ADDRESS
816C DB80 IN RDATA ; SECOND BYTE
816F 12 STAX D
816F A9 XRA C
8170 07 RLC
8171 4F MOV C,A
8172 13 INX D
8173 10F0 DJNZ BLOOP
8175 ;HAVE COMPLETED A BLOC, GET CRC
8175 DB80 IN RDATA ; CRC BYTE
8177 A9 XRA C ; SEE IF IT MATCHES COMPUTED CR
8178 DB82 IN RENBL ; CLEAR READ ENABLE
817A 20A1 JRNZ READA; IF NOT, GO READ AGAIN

3.12.3 Boot from Serial Port

In order to use this feature, an SIO board must be installed in I/O slot 3, and the board ID must be in the range FOH through F7H. The board must be connected to a synchronous communication link.

If the Bootstrap program is directed to boot from serial port, it configures the USART as follows:

Synchronous Mode 2400 baud Two sync bytes - DLE,SYN Eight bits per word Two stop bits Parity off

After the USART is configured, it should be receiving sync bytes. If sync is not detected within 1 second, a beep sounds and 'LOAD SYSTEM' is redisplayed. If sync is detected, the following 'diaglogue' should occur:

Other system:DLE,SYN,ENQ,PAD "WHAT DO YOU WANT? ADVANTAGE:DLE,SYN,EOT,NUM,ENQ PAD "I WANT THE PROGRAM" Other system:STX,<data>,ETX,SUMLO, "HERE IT IS" SUMHI, PAD

STX=02H, ETX=03H, EOT=04H, ENQ=05H, DLE=10H, SYN=16H, PAD=OFFH NUM = boot type number (01H for the ADVANTAGE) SUMHI, SUMLO=checksum computed as ((sum of all data bytes) +1) mod 65536

The Boot program can wait indefinitely for the "What do you want?" message. When it is received, it sends the "I want the program" message. Then it can wait indefinitely for the STX. When the STX arrives, the Boot program assumes that subsequent data is the program.

The first byte after the STX determines the starting location of the area in Main RAM into which the program is loaded. For example, if the first byte is COH this byte is stored in location COOOH, and the remainder of the program is stored sequentially from that point. This first byte must be in the range COH through F8H.

The DLE character has special significance in the data stream as follows:

- 1. Two DLE's in a row are stored as one DLE.
- 2. Pairs of sync bytes DLE, SYN are dropped.
- DLE, DLE, SYN is stored as DLE, SYN.
- 4. Single DLE's not followed by SYN or ETX are dropped.
- 5. The pair DLE, ETX signals end of program and is not stored.


Only those bytes that are stored in the RAM are included in the checksum. The checksum is computed as ((sum of all data bytes)+1) mod 65536. If the computed checksum does not match the checksum in the message, a beep sounds and the message 'LOAD SYSTEM' is redisplayed. If the checksums match, the first 16K bytes of Main RAM is mapped into locations 0000H through 3FFFH and 4000H through 7FFFH, and a jump is made to the load address + 10.

This chapter discusses the theory of operation of the Main PC Board, the Serial Input Output (SIO) Board and the Parallel Input Output (PIO) Board.

The block diagrams in the chapter are coordinated with the schematics in Appendix I. Each block that represents circuitry on a PC board corresponds to a page of the schematics or to a shaded section of a page. In addition, the names used in the blocks are the same as those used in the schematics.

4.1 MAIN PC BOARD

Figure 4-1 is a block diagram of the ADVANTAGE computer system. The shaded blocks represent the elements of the system which are on the Main PC Board.



The Central Processor is in primary control of the ADVANTAGE system. It controls the flow of data between the I/O devices and the Main RAM. It also checks status on these devices, issues commands, and responds to interrupts.

The Central Processor performs its duties by executing the programs residing in the Boot PROM and the Main RAM. The programs contain Z80 processor instructions. See Appendix G for a list of these instructions and a description of the Z80 microprocessor.

The Boot PROM contains the bootstrap routine that loads programs into the Main RAM. Programs may be loaded from diskette or from a serial port connected to the I/O board interface. The Boot PROM also contains a video driver routine and a monitor routine. See Sections 3.6.5 and 6.4 for additional information on these routines.

The Main RAM is used to store programs and data. The storage capacity is 64K bytes by nine bits including parity. Parity checking is used to insure the integrity of the stored information.

The Display RAM stores data to be displayed on the Video Monitor. The capacity of this RAM is 20K bytes by eight bits with no parity. The Display Controller serializes the data and sends it to the Video Monitor. It also provides the Monitor with horizontal and vertical sync signals.

The Disk Controller performs most of the control functions for the disk drives. It selects the drive, selects a side of the diskette, positions the read/write head, and performs the read or write operation.

The Auxiliary Processor performs the remaining disk operations. It turns the drive motors on and off, keeps track of the sector number, and determines the width of the sector pulse. The Auxiliary Processor also controls the keyboard. It scans the keyboard, converts the scanning information to the correct character code, and notifies the Central Processor when keyboard data is available.

The Speaker is a small audio transducer located on the Main PC Board. The Speaker circuit can produce either a standard 'beep' sound or a programmable sound. The I/O Board Interface consists of six PC board connectors and associated bus drivers and command decoders. The PC boards used in this area can interface external I/O devices to the Central Processor, or they can expand the computing power of the Central Processor.


The voltage regulators receive DC power from the Power Supply and produce four regulated DC supply voltages that are used throughout the ADVANTAGE system. The voltages are: +12, -12, +5 and -5.

4.1.1 Central Processor

A block diagram of the Central Processor is shown in figure 4-2. The Central Processor uses two address buses and three data buses. Multiple buses are required because the Z80 processor interfaces with a large number of circuits.

Any address placed on the Address (ADR) bus automatically appears on the Buffered Address (BA) bus. The same is true of data placed on the Data bus - it automatically appears on the RAM data (RD) bus. Transfers between the Data bus and the Buffered Data (BD) are controlled by the I/O Select PROM, and depend upon the direction of data flow.

The Z80 processor is the heart of the Central Processor. When it fetches instructions it places the instruction address on the Address bus and reads the instruction from the Data bus. It reads status by inputting from the I/O controller, the Auxiliary Processor and I/O Status register 1. It issues commands by outputting to the I/O controllers, and to the I/O Control Register. See Appendix G for more information about this microprocessor.



The Memory Mapping registers expand the memory addressing capabilities of the ADVANTAGE computer from 64K bytes to 256K bytes. See Section 3.2.1 for detailed information on their use.

The Memory Mapping registers are implemented by a 74LS670 scratch pad RAM. The RAM contains four locations with four bits per location. Each location represents one mapping register.

When data is written into a register, the BA bus selects the register, and the BD bus contains the data to be written. When data is read from a register, the ADR bus selects the register, and the contents of the register are used to select the 16K section of memory to be accessed. Note that it is possible to select a non-existent section of memory, because some of the allocated address space is not used (see Table 3-1).

The Control Logic maintains the Display flag, and controls the wait input signal to the Z80 processor.

The Display flag is set at the end of each vertical scan (signal PL SYNC) and reset when the program executes an input or output instruction to I/O address BOH.

Two conditions may cause the Z80 processor to go into a wait state:

- The program has initiated an access to the Display RAM and data is not yet available (signal WAIT A).
- The program has initiated a disk operation and the Disk Controller has not completed the operation (signal WAIT 1, WAIT 2 and WAIT 3).

The maskable interrupt circuitry generates a maskable interrupt to the 280 processor if any of the following conditions are true:

- Keyboard data is available (signal KB INT).
- 2. The Display flag is set.
- 3. One of the I/O boards is interrupting.
- 4. A parity error occurs in Main RAM (signal PINT).

The non-maskable interrupt circuitry generates a non-maskable interrupt to the Z80 processor when any of the following conditions are true:


- 1. Power has just been turned on, or power has been interrupted (signal PWR RES).
- 2. The reset pushbutton is pressed. This is the momentary contact switch located on the rear panel of the ADVANTAGE cabinet (signal PNMI).
- 3. The keyboard reset is active (signal INT 48). This reset is under program control (see Section 2.1.4).

The Main RAM parity error can be made to generate a non-maskable interrupt instead of a maskable interrupt by changing the position of jumper W4 on the Main PC Board, but this connector is not supported by North Star software.

I/O status register 1 is an 8-bit bus driver through which eight status signals are input from various parts of the system. When an input instruction is executed from any of the I/O addresses EOH through EFH, the status signals are transferred to the BD bus and from there into the Z8O processor. Table 4-1 defines the signals that are input.

Table 4-1

I/O Status Register 1 Format



The Clock Generator consists of a crystal oscillator, two flip flops, and a divide-by-16 counter. These circuits generate the following clocks which are used throughout the Main PC board: 8 MHz, 4 MHz, 2 MHz, 0.5 MHz, 0.25 MHz and 0.125 MHz.

The I/O Address Decoder produces some of the individual signals required to carry out I/O instructions. These signals are listed in Table 4-2 along with the corresponding decoder output.

Table 4-2

I/O Address Decoder Signals

Output	Description
0	Partial decode of disk I/O instructions and instruction to produce the standard 'beep' sound.
1	Load Start Scan register located in the Video Generator.
2	Load Memory Mapping register. Bits 0 and 1 of the BA bus specify which register is loaded.
3	Clear Display flag.
4	Clear non-maskable interrupt.
5	Input from I/O Status Register 2 located in the Auxiliary Processor.
6	Input from I/O Status Register 1.
7	Load I/O Control Register.

The I/O Select PROM produces four control signals which make data available to the Z80 processor by transferring data to the Data bus. Each control signal transfers the data from a different source. Table 4-3 defines the contents of this PROM and summarizes its input and outputs. The four output signals are described below.

Table 4-3

I/O Select PROM Summary

ADDRESS BITS 7 6 5 4 3 2 1 0	DATA BITS 4 3 2 1	ACTIVE SIGNAL
x x 1 0 x 1 x 0	0111	RD PROM - Read Boot PROM
X X X 0 1 1 X 0	1011	RD RAM - Read Main RAM
0 X X 1 1 0 0 0	1101	I/O to Z80 - Input instruction
1 X X 1 1 0 X 1	1101	I/O to 280 - Interrupt response
x x x 1 1 0 1 0	1110	BD to Z80 - Input instruction
x x x 0 0 1 x 0	1 1 1 0	BD to Z80 - Reading Display RAM
	- RD - BA7 - IORQ - Z80 DIS RE - MREQ - EN BOOT - GROUND - MI	·

NOTE: All locations not defined in this table contain all ones and produce no active output signals.

- 1. RD PROM. Transfers data from the Boot PROM to the Data bus. The Z80 processor supplies the address of the data. This transfer can occur if the Memory Mapping registers select the Boot PROM, or if a non-maskable interrupt occurs.
- 2. RD RAM. Transfers data from the Main RAM to the Data bus. The 280 processor supplies the address of the data.
- 3. I/O to 280. Transfers data from the I/O board interface to the Data bus. This transfer occurs when the 280 processor executes an input I/O instruction addressed to an I/O board. It also occurs when the 280 processor is responding to a maskable interrupt (mode 2 response) and is reading the address vector from the I/O board interface. Note that the address vector from the I/O boards is always FFH.
- 4. BD to 280. Transfers data from the BD bus to the Data bus. This transfer occurs when the 280 processor reads from the Display RAM, or when the 280 processor executes an input instruction addressed to the Disk Controller, to Status Registers 1 or to Status Register 2.

The I/O Control register stores commands that are used throughout the ADVANTAGE system. When the program executes an output instruction to any I/O address from FOH through FFH, the eight control bits are transferred from the Z80 processor, through the BD bus and into the I/O Control register.

Table 4-4 defines the bits of the I/O Control register. The low-order three bits of the register form a command code which is sent to the Auxiliary Processor. The commands are defined in Table 4-5.

Table 4-4

I/O Control Register Format




Table 4-5
I/O Commands

Command Number	Bits 0-2 of Control Register	Description
0	000	Show Sector. Place disk sector number into bits 0-3 of I/O Status register 2.
1	001	Show Char LSB's. Place low-order four bits of keyboard character into I/O Status register 2, bits 0-3.
2	010	Show Char MSB's. Place high-order four bits of keyboard character into I/O Status register 2, bits 0-3. Reset Keyboard flag, bit 6 of the same register.
3	011	Keyboard MI Flag. Complement the state of the Keyboard Maskable Interrupt flag. Following execution of the command 3, the state of this flag appear in bit 0 of I/O Status register 2. One=on, zero=off. The KB MI flag allows the Keyboard Data flag, bit 6 of I/O Status register 2, to generate a maskable interrupt.
4	100	Cursor Lock. Change the state of the Cursor Lock flag, and place that flag into bit zero of I/O Status register 2. One = on, Zero = off.

Table 4-5 (continued)


Command Number	Bits 0-2 of Control Reg.	Description
5	101	Start Disk Drive Motors. Turn on both disk drive motors. Motors remain on for 3 seconds after the command is removed. Also perform "Show Sector" command (see above).
6	110	Command Prefix. Used only as part of the command 6, command 7 sequence (see below).
6,7	110,111	Keyboard NMI Flag. This 2- command sequence complements the state of the Keyboard Non- maskable Interrupt flag. Following execution of this command sequence, the KB NMI flag appears in bit 0 of I/O Status register 2. One = on, Zero = off. When this flag is on, the keyboard reset feature is enabled (see Section 2.1.4)
7	111	All Caps. When used alone, this command changes the state of the Cap Lock flag, and places that flag in bit zero of I/O Status register 2. One = on, zero = off.

4.1.2 Main RAM

The Main RAM is a dynamic memory array with a storage capacity of 64K bytes. Each byte contains nine bits, eight for data and one for parity. The parity is odd.

A block diagram of the Main RAM is shown in Figure 4-3.

The address MUX outputs 14 bits of memory address to the RAM, seven bits at a time. These 14 bits select four memory locations, one in each 16K section of the RAM. The Control Logic completes the address decode by selecting one of the four 16K sections. Expressed in terms of the RAM integrated circuits (ICs) the Control Logic selects one of four rows of ICs: row F, row G, row H and row J.



When the RAM is accessed for a read or a write, the address bits are latched into the RAM in two steps. First, the seven most significant address bits are latched with the row address strobe (RAS) signals. Then the seven least significant address bits are latched with the column address strobe (CAS) signals.

The RMBWR signal determines whether data is read from or written into the RAM. If this signal is high, data is read from the RAM and placed into an 8-bit latch. The RD RAM signal transfers this data to the Data bus. When RMBWR is low, data is written into the RAM. Data enters the RAM from the RD bus.

Figure 4-4 shows the Main RAM timing for an op code fetch and for a non-op code memory read.

The Main RAM is refreshed only after an op code fetch. The second half of Figure 4-4 shows the timing of the refresh cycle. During refresh, the Z80 supplies the refresh address, and all RAS signals are active, thereby selecting all the RAM ICs simultaneously.


The Resistor Network removes electrical noise from the data imputs of the Main RAM and the Display RAM. This network filters the signals as they pass from the RD bus to the MD bus.

The Parity Logic automatically stores a parity bit in the RAM each time data is written, and checks the parity each time data is read. The Parity Logic may be programmed to generate an interrupt if a parity is detected (see Section 3.2.2).

When a byte is written into the RAM, the Parity Logic computes parity on the RD bus and supplies an odd parity bit to the RAM. When a byte is read from the RAM the Parity Logic computes parity on nine bits-eight bits from the RD bus, and the single parity bit from the RAM. At this time the RD bus contains data read from the RAM, because the RD bus is always a direct copy of the Data bus.

If a parity error is detected, the Parity Error flag is set. If the Parity Logic is programmed to generate interrupts, the Parity Error flag will generate either a maskable or a non-maskable interrupt depending upon the connection of jumper W4. The standard connection for W4 is to allow maskable interrupts. North Star software does not support the alternate connection.

The Parity Error flag may be tested and/or reset by the program (see Section 3.2.2).



4.1.3 Boot Prom

The storage capacity of the Boot Prom is 2K bytes. Contained in the PROM are the Bootstrap routine, the Mini Monitor and the Video Driver.

The Bootstrap routine performs the primary function of the Boot PROM, i.e., to load programs from the disk or from the serial port. Programming information relating to the Bootstrap routine is given in Section 3.12.

The Mini Monitor allows the operator of the ADVANTAGE to perform some elementary commands from the keyboard, such as examining a single location in Main RAM. The operating instructions for the Mini Monitor are in Section 6.4.


The Video Driver controls the position of the cursor and provides a set of standard templates for forming character images on the screen. The Video Driver is described in Section 3.6.5.

4.1.4 Auxiliary Processor and Keyboard

The Auxiliary Processor interfaces the keyboard to the Central Processor, and controls some of the disk drive functions.

A block diagram of the Auxiliary Processor is shown in Figure 4-5. The heart of the Auxiliary Processor is the 8035 microprocessor, which executes the fixed program located in the Auxiliary PROM. The 8035 operates as a slave to the Central Processor. It responds to commands from the Central Processor and responds to data input from the keyboard.

The 8035 maintains a 7-character buffer for storing keyboard characters. It also maintains various status bits associated with the keyboard and debounces the keyboard signals.




The Auxiliary Register stores four control bits which are output by the 8035. Two of them, SPWl and SPW2, are used by the Disk Controller to determine the width of the sector pulse. The third bit turns the disk drive motors on and off, and the fourth bit causes a maskable interrupt in the Central Processor when keyboard data is available.

I/O Status register 2 stores data and control bits which are loaded by the 8035 and read by the Central Processor. Table 4-6 shows the format of this register.

Table 4-6

I/O Status Register 2 Format



The 8035 performs the following functions:

 It monitors the sector pulse signal from the Disk Controller, SPULSE, and sends two signals back to the controller that are used to determine the width of the sector pulse. These signals pass through the Auxiliary Register. 3. It scans the keyboard to determine if any key(s) is pressed. Keyboard scanning proceeds as follows:

The 8035 outputs a repeating sequence of addresses to the keyboard on signals KBD D0/AD0 through KBD D3/AD3. As each new address is output, it is accompanied by a pulse on the KBD STB signal. If a key is pressed, the keyboard responds by placing the code for the active key onto signals KBD D0/AD0 through KBD D7, immediately after the KBD STB signal expires. The 8035 pauses momentarily to input the code and then proceeds to scan.

If the entered key is a data key, the 8035 stores the appropriate ASCII code in its 7-character buffer. If the data key is pressed for more than 800 milliseconds, the 8035 also stores a special repeat code in the buffer.

If the entered key is the CURSOR LOCK or ALL CAPS key, the 8035 interrupts the scan momentarily to change the state of the light in the corresponding key. It does this by pulsing one of four signals (KBD D4 through KBD D7) coincident with the KBD STB signal. These four signals allow for four commands: cursor lock on, cursor lock off, all caps on and all caps off.

4. It executes the command indicated by signals CIO through CI2. These signals form a 3-bit command code which originates in the Central Processor. The commands are defined in Table 4-5.

When the Central Processor changes the command code the 8035 executes the new command, and acknowledges that the command has been performed by changing the state of the Command Acknowledge bit, bit 7 of I/O Status register 2 (see Table 4-6). The time interval between a change in the Command Code and a change in the Command Acknowledge bit is in the range of 0.5 to 1.5 milliseconds.


4.1.5 Disk Controller

The Disk Controller performs most of the control functions for the disk drives. It selects the drive, selects a side on the diskette, positions the read/write head and performs the read or write operation.

The Auxiliary Processor performs the remaining disk operations, controlling of the disk motors and keeping track of the sector number.

A block diagram of the Disk Controller is shown in Figure 4-6.

The Data Separation Circuitry receives a signal from the selected disk drive which contains both data and clocks. It synchronizes with the clocks, removes the clocks from the signal, and sends the data in serial form to the Control Logic. Three major signals control the Data Separation Circuitry: DISK READ FLAG, ACQUIRE and BUFACQUIRE. The DISK READ FLAG enables the Data Separation Circuitry. The ACQUIRE and BUFACQUIRE signals are set only during the preamble of the sector when there are clock pulses but no data pulses. They allow the phase lock loop in the Data Separation circuitry to quickly synchronize with the clock.



The Control Logic responds to the eight I/O instructions listed in Table 4-7. The Control Logic detects these instructions by comparing bits 0 and 1 of the BA bus, and signals WR, RD and DISK I/O from the Central Processor. 8-bit bytes are transferred between the Control Logic and the Central Processor via the BD bus.


Table 4-7
Disk I/O Instructions

I/O Address (Hexadecimal)	Operation	Description
80	INPUT	Input disk data.
80	OUTPUT	Output disk data.
81	INPUT	Input sync byte.
81	OUTPUT	Load drive control register.
82	INPUT	Clear Disk Read flag.
82	OUTPUT	Set Disk Read Flag.
83	INPUT	Produce the standard 'beep' sound. The decoded signal is sent to the Speaker Circuit (see Figure 4-1).
83	OUTPUT	Set Disk Write flag.

The Drive Control Register stores a control byte which comes from the Central Processor and is sent directly to the disk drives. Table 4-8 shows the format of the register.

Table 4-8

Drive control Register Format



The Precompensation circuit changes the timing of the data and clock pulses that are written on the inside tracks of the diskette. The pulse timing must be changed because of the higher density of the data on these tracks.

4.1.6 Display RAM and Video Generator

The Display RAM has a storage capacity of 20K bytes, with 8 bits per byte. This RAM stores the data displayed on the ADVANTAGE video monitor. Section 3.6.1 explains the correlation between the bits in memory and the dots (pixels) on the screen.


The Video Generator serializes the data in the Display RAM and sends this data to the Video Monitor, along with horizontal and vertical sync pulses. It also allows the Central Processor to gain access to the Display RAM, and implements vertical scrolling of the displayed data.

Figure 4-7 shows a block diagram of the Display RAM and Video Generator. All blocks in the diagram are part of the Video Generator except the one marked 'RAM'.

When the Central Processor writes data into the Display RAM, the Address Mux (multiplexer) directs address bits from the BA and ADR buses to the RAM. The data to be written enters the RAM from RD bus.

When the Central Processor reads data from the RAM, the Address MUX again directs the address bits from the BA and ADR buses to the RAM, but the data from the RAM is placed on the BD bus.

The RAM is automatically refreshed as a result of reading video data during generation of the video signal.



When the RAM is supplying data to the Video Monitor, the Address Mux takes RAM address bits from the Vertical Scan Counter and from the Horizontal Dot Counter and sends them to the RAM. These two counters increment as the display screen is scanned so that the correct data is always being sent to the Video Monitor. The RAM data passes through a serial to parallel converter before going to the Video Monitor.

The Start Scan Register controls the vertical position of data on the display screen. When data is output to this register, the data enters the register from the BD bus. At the start of each vertical scan, the number in the Start Scan Register is loaded into the Vertical Scan Counter. This number determines the starting address that is sent to the RAM at the beginning of each vertical scan. The Vertical Scan Counter increments once each horizontal cycle.

The Horizontal Dot Counter increments as the display is scanned in a horizontal direction. It is reset at the beginning of each horizontal scan, and advances once for each dot position. This counter is used in the following ways:

- 1. It supplies RAM address bits to the Address Mux.
- 2. It assists the Control Logic in generating certain signals which must repeat in the same way in each horizontal cycle.
- It provides a clock signal for the Vertical Timing and Control section.

The Control Logic performs the following functions:

- 1. It controls the Address Mux.
- It responds to Central Processor request for access to the RAM (signal Z80 DIS REQ) and grants the request with signal Z80 CYC.
- 3. It generates the row address and column address strobes for the RAM (signals RASA, RASB, CASA and CASB).

- 4. It generates the 'load' signal for the Parallel to Serial Converter.
- 5. It generates the HORIZ SYNC signal. This signal keeps the Video Monitor horizontal sweep circuits in synchronization with the serial video data.
- 6. It blanks the display when the Central Processor DISP ON signal is high.
- 7. It generates a synchronization signal (PS SYNC) for the Ramp Generator in the Voltage Regulator section (see Section 4.1.9).

The Control Logic contains two PROMs, HTIML and HTIMH which are used to generate a repeating pattern of signals. The PROM address is supplied by the Horizontal Dot Counter. The contents of these PROMs is defined in Tables 4-9 and 4-10. Figure 4-8 shows the timing of the signals derived from the PROMs.

Table 4-9
HTIML Horizontal Scan PROM

Address		Outpu	t Bit	s	
(Hexadecimal)	PD3	_	PD1		Description
00	0	0	0	0	ENDIS-Get display data
01	0	0	0	0	Wait
02	0	0	1	1	LDVSR-Load Shift Register
03	0	0	1	1 0	ENDIS-Get display data
04	0	0	1 0	0	Wait
05	0	0	0	1	ENZ80-Allow Z80 memory cycle
06	0	0	1	1	LDVSR-Load Shift register
07	0	0 0	1 0	1 0	Wait
08					
					<u> </u>
•					> The above pattern
FF					repeated 31 times.
F F					


HTIMH Horizontal Scan PROM

Table 4-10

Address	0	utou	t Bit	S	
(Hexadecimal)		PD2	PD1	PDO	Description
00	0	0	1	0	ENDIS-Get display data
01	0	0	0	0	Wait
02	0	0	1	1	LDVSR-Load Shift register
03	0	0	1	0	ENDIS-Get display data
04	0	0	0	0	Wait
05	0	0	0	1	ENZ80-Allow Z80 memory cycle
06	0	0	1	1	LDVSR-Load Shift register
07	0	0	0	0	Wait
08					
•					
•					The above pattern
•					repeated 7 times
3F)
40	0	0	0	0	Wait
41	0	0	0	0	Wait
42	0	0	0	0	Wait
43	0	0	0	0	Wait
44	0	0	0	0	Wait
45	0	0	0	1	ENZ80-Allow Z80 memory cycle
46	0	0	0	0	Wait
47	0	0	0	0	Wait
48	0	1	0	0	HZSYNC-Horizontal Sync time
49	0	1	0	0	HZSYNC
4A	0	1	0	0	HZSYNC
4 B	0	1	0	0	HZSYNC
4C	0	1	0	0	HZSYNC
4D	0	1	0	1	HZSYNC and ENZ80
4E	0	1	0	0	HZSYNC
4F	0	1	Û	0	HZSYNC
50					
•					The above pattern in
					addresses 48 through
					4F repeated 9 times
97)

Table 4-10 (continued)

98 99 9A 9B 9C 9D	0 0	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 1 0 0	Wait Wait Wait Wait Wait Wait ENZ80-Allow Z80 memory cycle Wait
9F A0 A1 A2 A3 A4 A5 A6 A7	0 (0 (0 (0 (0 (0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 1 0 0	Wait Wait Wait Wait Wait Wait Wait ENZ80-Allow Z80 memory cycle Wait Wait
A8 A9 AA AB AC AD AE AF	0 (0 (0 (0 (0 (0 0 0 0 0 0 0 0 0	Wait Wait Wait Wait Wait Wait Wait Wait
BO Bl FF	1	1 1	1	The above pattern repeated 79 times



The Vertical Timer performs the following functions:

- 1. It generates the vertical sync (VSYNC) signal. This signal keeps the Video Monitor vertical sweep circuits in synchronization with the serial video data.
- It generates the vertical blanking (VBL) signal.
 This signal causes the serial video data to be all zeros during vertical retrace.
- 3. It generates a synchronization signal, PL SYNC, that is used by the Phase Locked Loop and by the Control Processor. In the Central Processor it sets the Display flag.
- 4. It loads the contents of the Start Scan Register into the Vertical Scan Counter at the beginning of each vertical scan.

The repetitive control signals required to perform these four functions are generated by means of one of two PROMs: VTM60 or VTM50. The first of these PROMs is used when the power line frequency is 60Hz and the second PROM is used when the power line frequency is 50Hz. Table 4-11 and 4-12 define the contents of the PROMs. Figure 4-9 shows the timing of the generated signals.


The Phase Locked Loop keeps the Video Generator in synchronization with the power line frequency. It compares signal PL SYNC from the Vertical Timer with the power frequency, and generates an output signal, CELL CLK, which varies in frequency according to the phase of the two compared signals. CELL CLK drives the Horizontal Dot Counter which in turn drives the Vertical Timer, establishing the feedback loop.

Table 4-11
60Hz Vertical Timing PROM (VTIM60)

Address (Hexadecimal)		out Bit 2 VD1	s VD0	Description
00 • • • 32	0 0 0 0 0 0 0 0	1 1 1 1	0 0 0 0	PLSYNC on for 100 lines
33 • • • 77	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0	Wait for 139 lines
78 79 7A 7B 7C 7D 7E 7F	1 0 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0 0 0	VBL + PLSYNC VBL + PLSYNC + VSYNC VBL + PLSYNC + VSYNC
80 81 82 83	1 0 1 0 1 0	1 1 1	0 0 1	VBL + PLSYNC VBL + PLSYNC VBL + PLSYNC + Load Vertical Scan Counter
84 • • • FF				The above pattern repeated 124 times

Table 4-12
50Hz Vertical Timing PROM (VTIM50)


Address (Hexadecimal)	Output Bits VD3 VD2 VD1 VD0	Description
00 • • • 29	0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0	PLSYNC on for 96 lines
2A : : 77	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Wait for 156 lines
78 79 7A 7B 7C 7E 7F	1 0 1 0 1 1 1 0	VBL + PLSYNC VBL + PLSYNC + VSYNC VBL + PLSYNC + VSYNC
80 • • • 9A	1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	VBL + PLSYNC + VSYNC
9B 9C	1 0 1 1	VBL + PLSYNC + Load Vertical Scan Counter
9D • • • •	, i i i	The above pattern repeated 99 times



4.1.7 I/O Board Interface

The I/O Board Interface consists of six PC board connectors and associated bus drivers and decoders. The I/O boards inserted in these connectors respond to I/O instructions from the Central Processor. The boards may communicate only with the Central Processor, or they may interface the Central Processor to an external device.

Figure 4-10 is a block diagram of the I/O Board Interface.



The Board Enable Decoder decodes the upper four bits of the I/O address, taken from the BA bus. It provides each of the board connectors with an enable signal (ENA I/O 1 through ENA I/O 6). Each board must complete the decoding of the I/O address and the recognition of I/O instructions by comparing signals sent to it from the Bus Driver.

The Board ID Decoder responds to I/O instructions with an I/O address of 70 through 75 and 78 through 7D. These instructions input the identification code of the board in a particular board connector. The decoder provides one ID REQ signal for each connector. The ID code returns to the Central Processor via the IOD and DATA buses.

The Bus Driver continually transfers the lower four bits of the address bus and four control and timings signals from the Central Processor to all board connectors. The I/O boards use these signals, in conjunction with those sent from the Board Enable Decoder and the Board ID Decoder to complete the recognition of specific I/O instructions.

The Bus transceiver transfers 8-bit bytes of data between the Central Processor and the I/O Boards. The Central Processor controls the direction of data flow.

The I/O Boards use the $\overline{\text{I/O}}$ INT signal to send interrupt requests to the Central Processor.

The signals on the six I/O Board connectors are defined in Table 4-13. All signals are common to all connectors, except the signals on pin 3 and pin 29. These are the individual 'board select' signals from the Board Enable Decoder and the Board ID Decoder.

Table 4-13


I/O Board Pin Assignments

Pin	Signal Name	Signal Direction	Function
1	Ground		Power/signal ground
2			Not used.
3	ID REQ	ОПТРИТ	Input board identification code
4	+5V	OUTPUT	DC power
5	+12V	OUTPUT	DC power
6			Not used
7	IO INT	INPUT	Maskable interrupt request
8			Not used
9	10A2	OUTPUT	Buffered Address bus, bit 2
10	IOA1	OUTPUT	Buffered Address bus, bit 3
11	IOAl	OUTPUT	Buffered Address bus, bit l
12	Ground		Power/signal ground
13	BRD	OUTPUT	Buffered Z80 processor RD signal
14	10A0	OUTPUT	Buffered Address bus, bit 0
15	108MHz	OUTPUT	8 MHz clock
16	BWR	OUTPUT	Buffered 280 processor WR signal
17	10D3	BIDIREC- TIONAL	I/O Data bus, bit 3
18	BIORES	OUTPUT	Resets I/O boards
19	10D2	BIDIREC- TIONAL	I/O Data bus, bit 2
20	I0D4	BIDIREC- TIONAL	I/O Data bus, bit 4

Table 4-13 (continued)

Pin	Signal Name	Signal Direction	Function
21	Ground		Power/signal ground
22	10D5	BIDIREC- TIONAL	I/O Data bus, bit 5
23	10D6	BIDIREC- TIONAL	I/O Data bus, bit 6
24	10D1	BIDIREC- TIONAL	I/O Data bus, bit 1
25	IOD0	BIDIREC- TIONAL	I/O Data bus, bit 0
26	-12V	OUTPUT	DC power
27	+5V	OUTPUT	DC power
28	10D7	BIDIREC- TIONAL	I/O Data bus, bit 7
29	ENA I/O	OUTPUT	Selects board for I/O operation
30	Ground		Power/signal ground

Figure 4-11 shows the timing of the I/O Board signals. Both read and write cases are shown, although the WR and DATA OUT signals would only be active during an output instruction and the RD and DATA IN signals would only be active during an input instruction.



4.1.8 Speaker Circuit

The speaker is a small transducer located on the Main PC Board.

The speaker circuit produces two kinds of sounds in the speaker: a standard 'beep' sound with a fixed pitch and duration, and a programmable sound which can be varied in pitch and duration.

The standard beep sound is triggered when signal TRIG BEEP pulses low. This fires a one-shot which allows a free-running oscillator to produce a 1920 Hz tone for one-half second.

The programmable sound is generated from signal SPK DATA which represents bit 6 of the I/O Control Register. To produce the sound, the program turns the bit on and off at an audible rate. The program can produce any desired tone and maintain it for any length of time.


4.1.9 Voltage Regulators

There are five DC voltage regulators on the Main PC Board that provide regulated DC power for the ADVANTAGE system. These regulators are shown in Figure 4-12, along with their associated circuits.

The +12V and Main +5V regulators receive power from the unregulated +23V supplied to the Main PC Board. These regulators are of the switching type and use transistors and op amps as active elements.

The Ramp Generator produces a pulse which synchronizes the +12V and +5V regulators so that they switch on during the horizontal retrace of the Video Monitor. The pulse is triggered by the positive going edge of the PS SYNC signal.

The Ramp Generator receives a signal from the Video Generator (PS SYNC) and from it develops a pulse that synchronizes the +12V and +5V regulators. The regulators are triggered to switch on during the horizontal retrace of the Video Monitor in order to minimize the effect of switching noise on the display screen.



The Auxiliary +5V regulator is an integrated circuit linear regulator and is used only by the Video Phase Locked Loop circuit.

The Power-on Reset circuit and the Power Fail circuit both monitor the unregulated +23V input to the Main PC Board. The Power-on Reset circuit produces the PWR RES signal when power is first turned on. This signal resets the ADVANTAGE system. The Power Fail circuit produces the PWR FAIL signal if the +23V power is interrupted.

The Over-Voltage (OV) Protection circuit monitors the output of the Main +5V regulator. It pulls the +5V line to ground and blows the Main PC Board fuse if +5V rises above +7.8V.

The -12V regulator receives power from the unregulated -23V supplied to the Main PC Board. The -5V regulator receives power from the -12V regulator. Both of these are integrated circuit linear regulators.

4.2 SIO BOARD

The SIO (Serial Input/Output) Board interfaces the Main PC Board with serial printers and communication links. The board's serial interface can be configured to support the RS232 standard or current loop operation. A block diagram of the SIO Board is shown in Figure 4-13.

The heart of the SIO board is the 8251 USART. Refer to the manufacturer's data sheet in Appendix H for information concerning this integrated circuit.

The Main Board Interface responds to I/O instructions from the Main PC Board. All but one of these instruction are listed in Table 4-14. The unlisted instruction is directed to the I/O board connector rather than the SIO board. It requests that the board in that connector place its board ID code on the IOD bus. When this instruction is active, the ID REQ signal goes low. The ID code for the SIO Board is F7H.

The Interrupt Mask is a 4-bit register contained in the Main Board Interface. It determines the conditions under which a maskable interrupt is sent to the Main PC Board. Each bit of the register is associated with an output bit of the USART. When the mask bit is a one and the associated USART signal is true, the interrupt is generated. Figure 4-15 shows the format of the register.




Table 4-14
SIO Board I/O Instructions

I/O Address (Hexadecimal)	Operation	Description
ХO	INPUT	Transfer a data byte from the USART to the Main PC Board.
ХO	OUTPUT	Transfer a data byte from the Main PC Board to the USART.
X1	INPUT	Transfer a status byte from the USART to the Main PC Board.
х1	OUTPUT	Transfer a control byte from the Main PC Board to the USART.
X8 or X9	OUTPUT	Load the Baud Rate register.
XA or XB	OUTPUT	Load the Interrupt Mask register.


NOTE: The first digit of these I/O addresses selects one of the six I/O board connectors. If the connector is enabled, signal ENA IO is low.

The Baud Rate Control section provides two clocks for the USART: the USART clock and the baud clock.

The USART clock is the fixed frequency basic clock signal for the USART. It is produced by dividing the Main PC Board 8MHz clock signal by 4.33.

The baud clock is used by the USART to determine its transmitting and receiving frequency. The baud clock is generated by a combination of the Baud Rate register and a 9-bit counter. The Baud Rate register provides the pre-load value for the low order 8 bits of the counter. The counter clock is developed by dividing the Main PC Board 8MHz clock signal by 13.

Table 4-15
SIO Interrupt Mask Format



The Clock Header is an 8-pin jumper plug which mates with an 8-pin IC socket on the SIO board. This header is used only for synchronous operation. It allows the receive and transmit clocks to be rerouted so the receive clock originates from the serial device (connector J1) and the transmit clock is supplied to that device.

The Configuration Header is a 16-pin jumper plug which mates with a 16-pin IC socket on the SIO board. This header allows the interface signals between the USART and the serial device to be wired so as to conform to the requirements of the device.

4.3 PIO BOARD


The PIO (Parallel Input Output) Board interfaces the Main PC Board with devices that input or output data in 8-bit parallel form.

A block diagram of the PIO Board is shown in Figure 4-14.

The Control Logic contains a programmable configuration header which allows the PIO Board to adapt to many different I/O devices. The configuration header is a 16-pin jumper plug which mates with a 16-pin IC connector on the PIO Board. The header determines the routing of critical control signals in the Control Logic.

This discussion is based on a PIO Board with a standard configuration header, i.e, one that is wired as shown in Figure 4-15. For other possible configurations, consult the schematic drawings in Appendix I.

The Control Logic responds to I/O instructions from the Main PC Board. All but one of these instruction are listed in Table 4-16. The unlisted instruction is directed to the I/O board connector rather than the PIO board. It requests that the board in that connector place its board ID code on the IOD bus. When this instruction is active, the ID REQ signal goes low. The ID code for the PIO Board is DBH.



The I/O flags are used by the Main PC Board and the I/O device to signal the availability of data. The I/O device sets the Input flag when an input byte has been place on the PI bus. The Main PC Board resets this flag when it inputs the data. Similarly, the Main PC Board resets the Output flag when an output byte has been placed on the PO bus. The I/O device sets the Output flag when it accepts the data.




Table 4-16
PIO Board I/O Instructions

I/O Address (Hexadecimal)	Operation	Description
X0 or X8	INPUT	Input a data byte from the I/O device to the Main PC Board via the PI register.
X0 or X8	ОИТРИТ	Output a data byte from the Main PC Board to the I/O device via the PO register.
Xl or X9	INPUT	Input a status byte from the Control Logic. The format of the Status Byte is shown in Table 4-16.
X2 or XA	OUTPUT	Load the Interrupt Mask register in the Control Logic. The format of this register is shown in Table 4-17.
X3 or XB		Not used.
X4 or XC	INPUT/ OUTPUT	Reset the Output flag.
X5 or XD	INPUT/ OUTPUT	Set the Output flag.
X6 or XE	INPUT/ OUTPUT	Reset the Input flag.
X7 or XF	INPUT/ OUTPUT	Set the Input flag.

NOTE: The first digit of these I/O addresses selects one of the six I/O board connectors. If the connector is enabled, signal ENA I/O is low.

Table 4-17
PIO Status Byte Format





Table 4-18
PIO Interrupt Mask Format



The ADVANTAGE requires only minimal preventive maintenance for long-term operation. Suggested preventive maintenance procedures are listed in Table 5-1. Instructions for opening the ADVANTAGE cabinet can be found in Section 6.5.2.

WARNING

ALWAYS UNPLUG THE POWER CORD FROM THE BACK OF THE UNIT BEFORE OPENING THE CABINET.

Table 5-1

Preventive Maintenance Schedule		
Activity	Schedule *	Comments
Clean exterior of cabinet	As needed	Dust with a soft cloth. Clean CRT screen with glass cleaner. For persistent dirt use a damp sponge or towel. Do not allow cleaning water to drip down into unit.
Examine/replace diskettes	Weekly or after approx- imately 150 hours of use.	Examine diskettes for excessive wear. A new disk has a smooth surface of magnetic film. As it wears, concentric lines appear on the magnetic surface. Replace any diskette that appears worn by copying the data to a new diskette and discarding the old one. The standard life of a diskette varies by brand, handling, and other usage factors.

Table 5-1 (continued)

Clean printed circuit boards	During drive servicing or as needed	Clean printed circuit boards with compressed air or similar means.
Check internal connections	During drive servicing	Visually check all interior wires and connectors, making sure connectors are properly seated.
Run Diagnostic programs	Monthly	The Diagnostic programs may detect the beginning of a maintenance problem before it has become evident to the operator. Diagnostic programs are described in Section 6.2.

^{*} Schedule more often if unit is being used in a dirty environment.

6.1 LOCATING THE CAUSE OF FAILURE

This chapter describes how to locate and replace a failed part at the subassembly level. If the system is operating minimally, the extensive diagnostic programs can be used to test the machine. These programs are described in Section 6.2. If the failure is serious enough to prevent diagnostic programs from being loaded, the troubleshooting procedure in Section 6.3 or the Mini Monitor in Section 6.4 can be used. When the failed subassembly is located, it may be replaced by using the procedures provided in Section 6.5.

6.2 THE DIAGNOSTIC PROGRAMS

The ADVANTAGE diagnostic programs provide comprehensive testing of the ADVANTAGE system. They are loaded from the Dealer Diagnostics Diskette and may be run at three different levels:

- 1. <u>Integrity Test.</u> Automatically performs low level testing when cold starting the system from any ADVANTAGE System Diskette.
- 2. <u>Default Mode</u>. User-level diagnostic. More extensive than the Integrity Test, but requires only minimal operator interaction.
- 3. <u>Single Block Mode.</u> Most detailed diagnostic level level. Provides individual tests of ADVANTAGE subassemblies.

The remainder of this section describes how to run the diagnostics in Single Block mode. Note that the diagnostic programs are self-prompting; this description is included for general reference.

6.2.1 Single Block Mode

- Load the Dealer Diagnostic diskette as described in Section 2.2. The screen will display "North Star Test System - Option Menu" with a version number ending in 'B' and the following menu:
 - [1] Run the Default test
 - [2] Go into Single Block mode

- 2. Press the '2' key to enter Single Block mode. Data is read from the diskette and the screen changes to the format shown in Figure 6-1.
- To select one of the tests, press the corresponding key (1 through 6). A diagnostic monitor loads the selected test. Control is returned to the monitor when the test is completed.

Single Block Mode - Display Format

North Star Test System - Ver. 1.0-A SINGLE BLOCK MENU

Please make your choice from the following:

- [1] Disk Subsystem Test
- [2] Executable Memory Test
- [3] Video Memory Test
- [4] SIO Board Test
- [5] Keyboard Test
- [6] Display Monitor Test

Input your desired choice:

Ct1-C to exit

(c) NorthStar Computers, inc. 1981

Figure 6-1.

6.2.2 Disk Subsystem Test

The Disk Subsystem Test requires two 'scratch' diskettes, one for each of the two disk drives. They must be in very good condition to ensure the validity of the test. They may be formatted, although this is not required.

CAUTION

This test destroys any data that was previously stored on the scratch diskettes.

The diskettes are inserted according to machine prompt. When the test is started, the screen will display a format similar to that shown in Figure 6-2. The test begins immediately and runs continuously on both drives, incrementing the pass number, track number, etc. and indicating any errors.

Three passes represent a complete test. To terminate the test, press CONTROL-C and the display returns to the Single Block Menu.

```
Disk Subsystem Test - Display Format
          NORTH STAR TEST SYSTEM - VER. 1.0-B
 MODE: Single
                   BLOCK: Disk
                                    SECT: Verify
      Block
                         Subsystem
      Continuous
                       PASS:
                       DRIVE:
                       TRACK:
                              12
                       SIDE:
                               1
                    PUNCTION: READ
                     PATTERN: 95H
  Unit 1: CRC: 0 Verify Comp: 0 Index Pulse: 0 Wrt Prot:0
                                 Read: 0 Status: Passing
      Seek: 0
               Sync Byte: 0
Unit 2: CRC: 0 Verify Comp: 0 Index Pulse: 0 Wrt Prot: 0
              Sync Byte: 0
                                Read: 0 Status: Passing
      Seek: 0
Ctl-C to exit
                        (c) NorthStar Computers Inc. 1981
                     Figure 6-2.
```

6.2.3 Executable Memory Test

This test exercises the Executable Memory (Main RAM) by writing various test patterns, reading them back and checking for discrepancies. This not only tests for failures of individual bits, but checks for cross-talk between the address bits and the data bits. In addition, the memory is tested for its ability to contain a running program.

The test is composed of six sections. The first five sections are identical, except that each of these uses a different test pattern. The sixth section verifies that instructions can be executed from the portion of memory under test.

When the Executable Memory Test is loaded, the screen displays a format similar to Figure 6-3. The pattern of Ms and *s in the center of the screen represents the total area of Main RAM (64K). Each vertical column of single characters represents a lK portion of the memory, starting with the lowest portion on the left (physical address 0000H) and going in ascending order to the highest portion on the right (physical address OFFFH). The horizontal rows of characters each represent a different bit in the memory, starting with bit zero on the top, and going down in order to bit 7 on the bottom. The portions of memory marked by Ms are tested by the program. The portions marked by *s are not tested, as they are needed to store the GDOS program, the test program, and various parameter fields.

As the test is running, the display indicates which section of the test is currently being executed. During section 6, a row of characters is displayed across the bottom half of the screen, one character at a time, from left to right. Each new character marks the current lK portion of memory that is being tested. Each time section 6 is completed, the pass counter is incremented. The counter advances thusly: AA, AB, AC, etc.

Executable Memory Test - Display Format

NORTH STAR TEST SYSTEM - VER. 1.0 - B

MODE: Single BLOCK: Executable SECT: 4
Block Memory
Continuous PASS: AA

RAM MATRIX

CTL-C to exit


(c) NorthStar Computers Inc. 1981

Figure 6-3.

If a failure occurs, and the program does not jump sequence, a question mark (?) replaces one of the Ms in the displayed RAM MATRIX, and a exclamation mark (!) is displayed next to the pass count.

Figure 6-4 can be used to find the PC board location of the failing RAM chip. First, note the position of the (?) in the display. Then, read the coordinates of that position from the figure. These coordinates indicate the PC board location of the RAM chip. Figure 6-4 indicates a bad chip at board location J7.

The Executable Memory Test runs continuously, completing a pass approximately every four minutes. To exit from the test and return to the diagnostic monitor, press CONTROL-C.




6.2.4 Video Memory Test

The Video Memory Test exercises the portion of memory (Video RAM) that provides data for the video screen. It operates as described above for the Executable Memory Test, with the following exceptions:

- There is no section 6 (Instruction Fetch Test), since instructions are never fetched from the Video RAM.
- 2. The test patterns used to exercise the memory are displayed on the screen. They move across the screen from left to right as the testing proceeds.
- 3. The 'RAM MATRIX" displayed in the center of the screen is 20 columns wide instead of 64.

If an error occurs, a question mark replaces one of the Ms in the displayed RAM MATRIX. Figure 6-5 may be used to locate the defective RAM chip. The figure indicates a bad chip at board location 5K.



6.2.5 SIO Board Test

The SIO Test Diagnostic checks for the presence of an SIO Board and performs rudimentary testing. Before running this diagnostic, connect a special test plug to the RS-232 connector of the SIO Board. This connector is located on the rear panel of the ADVANTAGE. The test plug can be made with a male RS-232 connector as follows:

Connect: pin 2 to pin 3 (RxD to TxD) pin 4 to pin 5 (DSR to DTR) pin 8 to pin 20 (CTS low)

A sample display is shown in Figure 6-6, indicating one SIO Board in connector J5.

SIO Board Test - Display Format

NO SIO BOARD IN SLOT 6
TESTING SIO BOARD IN SLOT 5
BOARD PASSED AT 9600 BAUD
NO SIO BOARD IN SLOT 4
NO SIO BOARD IN SLOT 3
NO SIO BOARD IN SLOT 2
NO SIO BOARD IN SLOT 1
I'm done now!

Type any character to continue.

Figure 6-6.

6.2.6 Keyboard Test

The Keyboard Test confirms the operation of every function of the keyboard: that the scan lines are functional; that there is no cross-talk and that N-key rollover is operational; that the auto repeat function is in working order; that all the shift modes scan properly; that the ALL CAPS and CURSOR LOCK lights work correctly. If desired, the Keyboard Test can test every character code which can be generated.

The Keyboard Test is divided into modules, which are in turn divided into sections (see Figure 6-7). The modules and sections are normally executed in the order shown in the figure by following video prompts. However, it is possible to jump to other areas of the test from any given section, as shown by the arrows leaving the '3rd Row' segment of module 'CASE III". This option is discussed in a later section titled 'Changing Sequence'.




Figure 6-7

A description of the modules in the Keyboard Test is given below:

A. Case I - Lower Case

The Case I through Case VII modules verify correct ASCII coding from the keyboard. The Case I module takes three to six minutes, depending on the speed of the operator.

Specified keys are pressed in a left-to-right sequence, one row at a time, and the characters are echoed on the screen. The abbreviation codes used to represent the characters on the screen are listed in Table 6-1. The Case I module requires the entry of four rows of keys.

The easiest way to input a line of keys is to glide the finger across the keytops from left to right for the designated row. Be sure to include the first indicated key, be it "1", "ESC", etc.

There is a short beep after each line has been entered correctly and its codes verified. If there is an error, a longer beep sounds. This usually indicates that one or more keys in the row was hit incorrectly; a question mark is displayed under the incorrect key entry on the screen display. The Keyboard Test allows three chances to input a row correctly. Then it logs the error, which appears in the summary display at the end of the test, and proceeds to the next row. You cannot correct an error when keying in a row. Quickly finish the row with dummy entries (e.g., spaces) and re-enter the line on the next try. If this was the last try, go to the beginning of the section and try again.

Table 6-1

Keyboard Test - Abbreviation Codes		
Code	Description	
2	Lower case 2 on the typewriter keyboard	
@	Upper case 2 on the typewriter keyboard. (The SHIFT key is pressed with the 2 key.)	
^2	Control 2 on the typewriter keyboard. (The CONTROL key is pressed with the 2 key.	
^ @	Control SHIFT 2 on the typewriter keyboard. (The CONTROL and SHIFT keys are pressed with the 2 key.)	
12	CMND-2 on the typewriter keyboard. (The CMND key is pressed with the 2 key.) Lower case 2 on the numeric pad.	
N2	Upper case 2 on the numeric pad. (The SHIFT key is pressed with the 2 key.)	
^n2	Control 2 on the numeric pad. (The CONTROL key is pressed with the 2 key.)	
In2	CMND-2, on the numeric pad. (The CMND key is pressed with the 2 key.)	
<x]< td=""><td>Delete key</td></x]<>	Delete key	
ESC	ESCAPE key	
TAB	TAB key	
RET	RETURN key	
ENT	ENTER KEY	
SP	Space bar	

B. Case II - Upper Case

This is the same as Case I, except that the SHIFT key is held down while the other keys are entered.

C. Case III - Control, Lower Case

This is the same as Case I, except that the CONTROL key is held down while the other keys are entered.

D. Case IV - Control, Upper Case

This is the same as Case I, except that the CONTROL and SHIFT keys are held down while the other keys are entered.

E. Case V - Command

This is the same as Case I, except that the CMND key is held down while the other keys are entered.

F. Case VI - All Caps

This module requires that the operator verify the correct operation of the ALL CAPS light and key in two rows for code verification.

G. Case VII - Cursor Lock

This module requires that the operator verify the correct operation of the CURSOR LOCK light and key in two rows on the numeric key pad for code verification.

H. N-Key Rollover

This module checks for interference between keyboard signals when multiple keys are pressed. The module is summarized in Figure 6-8. The test procedure is given below:

1. Four keys must be held down with the left hand while pressing a sequence of keys with the right hand. First, starting with the little finger of the left hand, press and hold down the "2" on the main keyboard, then with the next finger press and hold down the "E", and so forth with the "F" and "B" keys. The display will show a repeating sequence of:

BBBBBBBBBBB...

2. While keeping the '2EFB' keys pressed, with the right hand press the RETURN key several times until blanks are printed on the screen:

(spaces)...

- 3. While still keeping the '2EFB' keys pressed, with the right hand press these four keys on the main keyboard once each, releasing each in turn: nine "9", oh "o", el "1" and RETURN.
- 4. Now, repeat the procedure, except that four keys on the numeric pad must be held down with the right hand while pressing a sequence of keys with the left hand. Starting with the index finger of the right hand, press the "7", "5", and "3" keys, then with the thumb press the zero "0" key--all on the numeric pad. The display will show a repeating sequence of:

000000000...

5. While keeping the '7530' keys pressed, with the left hand press the RETURN key several times until blanks are indicated on the screen:

(spaces)...


6. While still keeping the '7530' keys pressed, press and release each of these four keys with the left hand: nine "9", oh "o", el "1" and RETURN.

Each of the two parts (main keyboard test and numeric pad test) may be repeated up to three times if errors were made in performing the test. If the test was performed successfully, the following message is printed:

N-KEY ROLLOVER Passed

I. Auto Repeat

For this test simply press and hold down any key, as instructed by the video prompts. There are three tries to perform this function.



J. Test Summary

On completion of the auto repeat module, a summary of the Keyboard Test Diagnostic is displayed. A sample display is shown in Figure 6-9. This display consists of a matrix that represents the main keyboard and numeric pad with a "status matrix" to the right indicating which cases were tested for which rows (the *s show what was tested.)

The keyboard matrix is composed of squares representing individual keys. The squares enclose either a question mark ("?") or a number. The question mark means that that key was never tested for any case. The numbers indicate the number of errors received at each key for the cases indicated on the status matrix to the right. They should all be zeroes for a good keyboard.

If there are any errors, a message is printed in the summary directly after the keyboard matrix, and the suspect keys are shown in the matrix itself. Errors are also announced during the test procedure.

```
Keyboard Test Summary
[0] [0]
                                                                                       |+|+|+|+|+|
                                                                   [0] [0] [0]
[0] [0] [0]
                                                                                       | | - | - | - | - |
                                                                   (0) (0) (0)
        [0] [0] [0] [0] [0] [0] [0] [0] [0] [0]
                                                                  [ 0 ] [0] [ 0 ] |+|-|-|-|
                                 0
Notes on the Keyboard Summary:
       [0] : Means that there is nothing wrong
[n] : Indicates that n tests failed at this key
[?] : Indicates that this key was not tested
                                                                      Lower case
                                                                      Upper case
Control case
ALL-CAPS Feature Test-
                                                                      Shifted Ctl case
      Passed
                                                                      Command case
N-Key rollover Test -
                                                                      |*| = case.was tested
                                                                      i-1 = case wasn't tested
Automatic Repeat Feature / Buffer-Full Flag Test - .
KEYBOARD PASSED THIS SUBSET OF THE EXHAUSTIVE TEST
Type any character to continue.
                                        Figure 6-9.
```

K. Changing Sequence

Instead of executing the sections of the Keyboard Test in their normal sequence, it is possible to execute only the desired sections (or modules) in any sequence. Figure 6-2 illustrates the possible moves that can be made from any given section. They are:

- Skip to previous module (in this case, the 'Case II' module, section 'lst Row').
- Repeat current module.
- 3. Skip to previous section.
- 4. Repeat current section.
- 5. Skip to next section.
- 6. Skip to next module.
- 7. Skip to Test Summary.

In order to perform any of these moves, the Keyboard Test must be waiting for the <u>first</u> response to any test for that section.) At this point, when the CONTROL - C or 'left arrow' is entered, control returns to the Shell Monitor, and any of the control keys listed in Table 6-2 may be entered to perform the desired move. Note that return may be easily made to the Single Block Menu by pressing CONTROL - C twice, then pressing any other key.


Table 6-2

Keyboard	Test Control Ke	ys
DESIRED MOVE	KEY(S)	ALTERNATE KEY(S)
Return to Shell Monitor	CONTROL-C	<pre>← or Shifted ← (row section only)</pre>
AFTER RE	TURNING TO SHELL	MONITOR
Repeat current module Skip to previous section Repeat current section	Unshifted ↑ Unshifted → Unshifted ↓ Shifted ↓	M R S U S R S D M D

6.2.7 Display Monitor Test

The Display Monitor Diagnostic Test is used primarily to check resolution, screen rippling, blooming and distortion of the screen or characters.


This test places a pattern on the screen along with some text (see Figure 6-10 for text). It then performs a series of disk accesses to instigate screen rippling (if any), after which it reverses the screen five times to bring out blooming (if any). This pattern is repeated continuously until the operator terminates the test.




6.3 TROUBLESHOOTING CHART

The troubleshooting chart on the following pages is intended to assist service personnel in isolating a machine failure to a replaceable subassembly. The troubleshooting chart is used when the machine failure is serious enough to prevent loading of the diagnostic programs.

Instructions for opening the ADVANTAGE cabinet and removing subassemblies are in Section 6.5.










Table 6-3

Main Board Input Power (J11)		
Pin Number	Description	
1	-23 VDC ± 10%	
2 .	Not Used	
3	+23 VDC ± 10%	
4	Power/signal ground	
5	Chassis ground	
6	· 17 VAC ± 10%	

Table 6-4

Main Board Video Interface (J7)		
Pin Number	Description	
1	Power/signal ground	
2-4	Not used.	
5	Power/signal ground	
6	Horizontal sync. Positive going pulses at TTL levels.	
7	+12 VDC ± 10%	
8	<u>Video data</u> at TTL levels. High=light, low=dark.	
9	<u>Vertical sync.</u> Negative going pulses at TTL levels.	
10	Power/signal ground	








Table 6-5.

Main Board - Floppy Disk Power (J10)		
Pin Number	Description	
1	+12 VDC ± 10%	
2	Ground	
3	Not used	
4	Ground	
5	+5 VDC ± 10%	
6	+12 VDC ± 10%	
7	Ground	
8	Ground	
9	+5 VDC ± 10%	

6.4 THE MINI-MONITOR

The Mini-Monitor is a primitive diagnostic routine located in the Boot PROM. It provides the ability to examine and change individual bytes of RAM, execute single input and output instructions, and jump to a memory location. When the Mini-Monitor is entered (see Section 2.2) an asterisk (*), used as a prompt, appears on the screen. Commands may then be entered to the Mini-Monitor. The commands are listed in Table 6.6.

There is practically no error checking of the commands. If a hexadecimal digit is expected but some other character is received, the results are unpredictable. However, CTRL-C can be used to abort entry of a command before the RETURN key is pressed. The command letters must be given in upper case only; lower case letters are not recognized.

Table 6-6

Mini-Monitor Commands		
Command	Name	Description
Dxxxx	DISPLAY	Display contents of address xxxx. When the byte is displayed, type:
		YY = Replace in xxxx and display next byte
		<return> = Exit from command</return>
Ixx	INPUT	Read data byte from Port xx amd display it.
Оуухх	OUTPUT	Write data byte yy to Port xx.
R	READ	Read program from the DIAGNOSTIC board slot 3.
Jxxxx	JUMP	Go to address xxxx. Before jumping, the Mini Monitor loads the address of its re-entry point into the Z80 H and L registers.
Q	TIUQ	Exit from Mini-Monitor. A beep sounds and the message 'LOAD SYSTEM' is redisplayed.

NOTES

- xxxx = 4-digit hexadecimal number
 xx = 2-digit hexadecimal number
 yy = 2-digit data byte in hexadecimal
 Control-C can be used to cancel a command if
- entered before <RETURN>.

SUMMARY OF PRECAUTIONS

- 1. Service should be performed only by trained personnel.
- Before servicing the ADVANTAGE, disconnect the power source by disconnecting the power cord from the back of the unit.
- 3. Handle PC boards carefully, as the underside has sharp pin protrusions.
- 4. Be extremely careful of the high voltage lead on the CRT; be sure to discharge it properly before disconnecting the high voltage connector. Instructions for discharging the high voltage lead are given in Section 6.5.7.
- 5. Be extremely careful not to bump the CRT, which is attached to the Cover Assembly. Pay particular attention to this when opening and closing the ADVANTAGE cabinet (Section 6.5.2). Handle the CRT with extreme care. If the glass is fractured, the CRT may implode and create a hazard because of flying glass.

6.5.1 Tools Required

The following tools are used in the removal and installation procedures:

- Screwdrivers: One 6-inch flatblade

One 4-inch flatblade

One 4-inch Phillips (disk only) One 90-degree angled Phillips

One small thin flatblade (I/O boards

only)

- One insulated grounding probe (video only)
- Safety goggles (video only)


6.5.2 Opening and Closing the ADVANTAGE Cabinet

To open the ADVANTAGE cabinet, proceed as follows:


1) Disconnect the AC power source. Turn the Power ON/OFF switch to OFF. Unplug the power cord from the back of the machine, as shown in Figure 6-11.

WARNING

MAKE SURE THAT THE AC POWER SOURCE IS DISCONNECTED BEFORE PROCEEDING.



- 2) Disconnect any I/O cables which may be connected to the rear of the ADVANTAGE cabinet.
- 3) Remove mounting screws. To reach the mounting screws on the bottom of the ADVANTAGE grasp the unit firmly and carefully turn it upside down. Unscrew the four mounting screws near the front of the base (1 through 4 in Figure 6-12). Unscrew the remaining two mounting screws, which are recessed at the back of the unit (5 and 6 in the figure). When the screws are removed, grasp the unit firmly and carefully return it to the upright position.




4) Clear away the area behind the ADVANTAGE cabinet, to provide space for the Cover Assembly (see Figure 6-13d).

CAUTION

While performing the next 2 steps, do not allow the Cover Assembly to drift too far to the left or right, as the CRT tube socket may be damaged by striking other internal components.

- 5) Carefully lift the Cover Assembly straight up to the position shown in Figure 6-13b.
- 6) Carefully rotate the Cover Assembly toward the rear, and allow it to rest on its rear surface, with the CRT screen facing up (Figure 6-13d).




When the Base Assembly and the Cover Assembly have been separated, the major components of the system are exposed. These components are shown in figure 6-14.

Inside the Base Assembly are four major components:

- 1. Main PC Board
- 2. Keyboard
- 3. Disk Drive Assembly
- 4. Transformer


The Cover Assembly holds three major components:

- 1. CRT 2. Video PC Board
- 3. Fan



The procedure for closing the ADVANTAGE cabinet is essentially the reverse of the procedure for opening it.

- 6.5.3 Removing and Installing the Keyboard
 - To remove the keyboard, proceed as follows:
 - 1) Open the ADVANTAGE cabinet as described in Section 6.5.2.
 - 2) Lift the keyboard out of the Base Assembly and place it in front of the Base Assembly as shown in Figure 6-15.




- 3) Disconnect the keyboard cable from J8 on the Main PC Board (see Figure 6-16). To remove the cable, pull straight up on the cable connector.
- 4) Remove the keyboard, which is now free.


To install the keyboard, reverse the above procedure.

6.5.4 Removing and Instaling The Main PC Board


Refer to Figure 6-16 for the positions of the components referenced in this procedure.



- A. To remove the Main PC Board, proceed as follows:
 - Open the ADVANTAGE cabinet as described in Section 6.5.2.
 - 2) Remove the keyboard as described in Section 6.5.3.
 - 3) Disconnect the video cable from J7 on the Main PC Board (see Figure 6-16). To remove the cable, pull straight up on the cable connector.
 - 4) If any I/O Boards are installed in the Main PC Board, record their slot positions. When they are reinstalled, they must be returned to these same positions.
 - 5) Remove the I/O Boards. For each board, remove the retaining screw (if any). Gently pull board toward the front of the system and upward, removing it from its connector.
 - 6) Remove the Main PC Board mounting screws. Unscrew the retaining screws located along the front edge of the main PC board (see Figure 6-15).
 - 7) Lift up the front edge of the Main PC Board as shown in Figure 6-17a, and pull forward until the rear edge of the PC board is free of the base plate. (The cables along the right-hand edge of the PB board are still connected at this time.)
 - 8) Maneuver the Main PC Board into the position shown in Figure 6-17b.
 - 9) Remove the connectors from J8 through J11 by pulling them straight up. Do not pull on the wires.
 - 10) The Main PC Board can now be lifted out of the base plate.
- B. To install the Main PC Board, proceed as follows:
 - 1) Place the Main PC Board in the position shown in Figure 6-17a.
 - Clear away any cables or connectors that may be under the PC board.
 - 3) Slide the rear edge of the Main PC Board under the three tabs at the rear of the base plate.




- 4) Lower the PC board to the horizontal position.
- 5) Install the cables in J7 through J11 as shown in Figure 6-16.
- 6) Install the two Main PC Board mounting screws at the locations shown in Figure 6-15, and tighten the screws.
- 7) Reinstall the I/O Boards (if any). Insert them into their connectors at the left rear corner of the Main PC Board. These boards must be returned to the same connectors from which they were removed. Reinstall the retaining screws (if any) associated with any of these boards.
- 8) Install the keyboard as described in Section 6.5.3.
- 9) Close the ADVANTAGE cabinet as described in Section 6.5.2.



6.5.5 Removing and Installing a Disk Drive


The following steps cover the removal of the upper disk drive. To remove the <u>lower</u> disk drive apply these instructions to the corresponding parts of the lower drive.

- 1) Open the ADVANTAGE cabinet as described in Section 6.5.2.
- 2) Remove the two screws securing the Disk Drive Shield, and remove the shield (see Figure 6-18). Avoid dropping the screws into the base plate, as they may roll under the Main PC Board and be difficult to retrieve.



- 3) Disconnect the power connector shown in Figure 6-19. Hold onto the edge of the Drive PC Board while pulling down on this connector.
- 4) Disconnect the ribbon cable connector shown in Figure 6-19 by pulling the connector straight off the rear of the drive PC board.

- 5) Remove the drive mounting screws. There are four screws, two at each side, holding the drive to the drive mounting bracket.
- 6) Remove the upper drive by sliding it forward as shown in Figure 6-20.



The installation procedure for either disk drive is essentially the reverse of the procedure given for its removal, except that the position of the drive may have to be adjusted, so that the front panel of the drive mates properly with the front of the cabinet.


6.5.6 Removing and Installing the Power Supply Components

This section explains how to remove and install the diode bridge and capacitor located behind and below the disk drives (see Figure 6-21). To remove either of these components proceed as follows:

1) Open the ADVANTAGE cabinet as described in Section 6.5.2.

- 2) Remove both disk drives following the procedure described in Section 6.5.5. The drives must be removed to gain access to the mounting bracket for the power supply components.
- 3) From the top of the chassis, remove the two screws which secure the power supply mounting bracket shown in Figure 6-21.
- 4) Remove the wires from the desired component (either the diode bridge or the capacitor), carefully marking their location so that they may be reconnected later.
- 5) Remove the component from its mounting bracket.

To install either of the power supply components, reverse the above procedure. When installing the diode bridge, insure that the (+) and (-) corners of the bridge are positioned as shown in Figure 6-21.



6.5.7 Removing and Installing the CRT and Video PC Board

If either the CRT or the Video PC board needs to be replaced, then both of these assemblies should be replaced. The CRT and Video PC Board are factory aligned and stocked as matched pairs. Replacing just one assembly may result in a misaligned video display.


WARNING


THIS PROCEDURE SHOULD BE PERFORMED ONLY BY QUALIFIED PERSONNEL.

WEAR SAFETY GLASSES OR EQUIVALENT EYE PROTECTION WHEN PERFORMING THIS PROCEDURE.

BE EXTREMELY CAREFUL NOT TO STRIKE ANY OBJECT AGAINST THE CRT, OR TO PUT PRESSURE ON THE NECK OF THE CRT. IF THE CRT IS BROKEN IT MAY IMPLODE AND CREATE A HAZARD BECAUSE OF FLYING GLASS.

- A. To remove these assemblies proceed as follows:
 - 1) Open the ADVANTAGE cabinet as described in Section 6.4.2. The video components described in this section are shown in Figures 6-22, 6-23 and 6-24.
 - 2) Disconnect the two wires from the fan by grasping the wire terminals and pulling them off as shown in Figure 6-23.






- 3) Disconnect the Video Cable by pulling the cable connector off the Video PC Board (see Figure 6-24).
- 4) On completion of step 3, the Cover Assembly is completely separated from the Base Assembly. Turn the Cover Assembly upside down so that the Video PC Board is in the horizontal position


WARNING

THE RED SUCTION CUP/CLIP CONNECTED TO THE SIDE OF THE CRT IS THE HIGH VOLTAGE CONNECTOR, WHICH MAY CARRY A POTENTIALLY FATAL CHARGE OF 10,000 VOLTS, EVEN WITH THE POWER TURNED OFF. THE HIGH VOLTAGE CONNECTOR MUST BE DISCHARGED BEFORE DISCONNECTING IT FROM THE CRT. THIS CAN ONLY BE DONE BY A QUALIFIED TECHNICIAN.


- 5) Discharge the high voltage connector. Connect one end of a well insulated grounding probe to the wire loop on the side of the CRT (see Figure 6-24). Push the other end of the probe down between the side of the CRT and the high voltage connector until the probe touches the metal contact.
- 6) Disconnect the high voltage lead. Peel back the rubber portion of the high voltage connector and observe the two metal contacts underneath. Slide the connector to the side and pull to release the first contact. Slide the connector in the opposite direction to release the second contact.
- 7) Remove the CRT socket cable by pulling the cable connector straight off the end of the CRT neck (see Figure 6-24).



- 8) Disconnect the CRT yoke cable from the Video PC Board by removing the connector attached to the PC board (see Figure 6-24)
- 9) Remove the Video PC Board mounting screws. Unscrew the five retaining screws shown in Figure 6-25.



- 10) Pull the Video PC Board away from the brightness knob, until the brightness knob shaft disengages from the brightness potentiometer (see Figure 6-25).
- 11) The Video PC Board is now completely free and may be lifted out of the Cover Assembly.
- 12) Place the Cover Assembly on the edge of a work bench as shown in Figure 6-26. Use padding on the work bench to prevent the cabinet from being scratched.



CAUTION

The following two steps are best performed by two people, one person to steady the Cover Assembly and the other person to remove the CRT.


Handle the CRT yoke with care, to avoid breaking the tiny magnets glued to the outside of the yoke. The yoke is shown in Figure 6-24.

WARNING

BE SURE TO WEAR SAFETY GLASSES OR EQUIVALENT EYE PROTECTION WHEN PERFORMING THIS PROCEDURE.

INSURE THAT NOTHING STRIKES THE CRT WHILE IT IS BEING REMOVED OR PLACED ON A WORK BENCH. IF THE CRT IS BROKEN, IT MAY IMPLODE AND CREATE A HAZARD BECAUSE OF FLYING GLASS.

- 13) Remove the four mounting screws which secure the CRT to the Cover Assembly.
- 14) The CRT is now free, and can be lifted carefully out of the cover.
- B. To install the CRT and Video PC Board, proceed as follows:
 - 1) Place the Cover Assembly on the edge of a work bench as shown in Figure 6-27. Use padding on the work bench to avoid scratching the cabinet.



2) Find four 1/4 inch standoffs in the CRT mounting hardware. Place these standoffs on the four CRT mounting posts (see Figure 6-27).

CAUTION

The following two steps are best performed by two people, one person to steady the Cover Assembly and the other person to install the CRT.

Handle the CRT yoke with care, to avoid breaking the tiny magnets glued to the outside of the yoke. The yoke is shown in Figure 6-24.

WARNING

BE SURE TO WEAR SAFETY GLASSES OR EQUIVALENT EYE PROTECTION WHEN PERFORMING THIS PROCEDURE.


INSURE THAT NOTHING STRIKES THE CRT WHILE IT IS BEING INSTALLED. IF THE CRT IS BROKEN IT MAY IMPLODE AND CREATE A HAZARD BECAUSE OF FLYING GLASS.

- 3) Carefully place the CRT in the Cover Assembly so that the CRT high voltage connector is on the right hand side and the mounting tabs on the CRT rest on top of the 1/4 inch standoffs.
- 4) Slide a locking washer and a flat washer onto each of the four mounting screws. Drop these screws into the four mounting holes and start the screws by hand.
- 5) Adjust the position of the CRT so that it is centered on the mounting posts.
- 6) Tighten the four CRT mounting screws.
- 7) Rotate the Cover Assembly to the horizontal position, with the CRT facing to the side.

- 8) Lower the Video PC Board into the Cover Assembly and position it as shown in Figure 6-25.
- 9) Position the Video PC Board so that the hole in the brightness potentiometer presses <u>lightly</u> against the shaft of the brightness knob.
- 10) Rotate the brightness knob until the shaft clicks into position in the brightness potentiometer.
- 11) Press the brightness potentiometer and the brightness knob together so that the shaft is fully engaged in the potentiometer.
- 12) Install and tighten the five mounting screws for the Video PC Board (see Figure 6-25).
- 13) Connect the CRT yoke cable (see Figure 6-24). Align pin 1 on the cable connector with pin 1 on the PC board connector, and push the cable connector straight down onto the board.
- 14) Connect the CRT socket cable (See Figure 6-24).
 Align the seven pins on the CRT with the seven holes in the socket and press the socket onto the CRT.
- 15) Connect the high voltage lead (see Figure 6-24). Observe the two metal contacts on the high voltage connector. Hook these contacts into the hole in the side of the CRT, one contact at a time.
- 16) Place the Cover Assembly behind the Base Assembly as shown in Figure 6-13d.
- 17) Install the video cable (see Figure 6-22 and 6-24). Align pin 1 on the cable connector with pin 1 on the PC board connector and push the cable connector straight down onto the board.
- 18) Install the fan cable (see Figure 6-16 and 6-23). Push the cable connectors straight onto the fan terminals.
- 19) Close the ADVANTAGE cabinet as described in Section 6.5.2.

This appendix contains the following sections:


- 1. KEYBOARD PHYSICAL LAYOUT
- 2. KEYBOARD ASCII CODES BY KEY
- 3. KEYBOARD ASCII CODES IN NUMERIC ORDER
- 4. DECIMAL-HEX-BINARY-ASCII CONVERSION TABLE



2D 2D 2D 2D 2D	85 	2C 2C 2C 2C 2C	86 ,	r.c	RSR O- OCK	ON W	OR LOCK HEN IS LIT.
37 87‡ B7 97 BC	16 × 7	38 82‡ B8 98 8B	17 † 8	39 89‡ B9 99 BE	18 7 9		
34 88‡ 84 94 FD	³³ ← 4	35 85‡ B5 95 BA	34 O 5	36 86‡ 86 96 8B	³⁵ 6		
31 84‡ B1 91 FA	50 ⁄ 1	32 8A B2 92 FB	↓ 2	33 83‡ B3 93 FC	3		0D 68 0D 0D 0D 0D
30 30 30 30 -		0	66	2E 2E 2E 2E	67		ENTER

NOTES:

- A DASH (-) IN THE 5th LOCATION MEANS IGNORE CMND KEY IF DEPRESSED. ANYTHING ELSE MEANS IGNORE SHIFT AND/OR CONTROL KEY IF DEPRESSED.
- 2. ONLY THOSE KEYS WITH AN ASTERISK (*) ARE AFFECTED BY THE ALL CAPS KEY. WHEN ALL CAPS IS OFF THE CODES ARE AS SHOWN. WHEN ALL CAPS IS ON THE "JUST KEY" CODE CHANGES TO THE "SHIFT + KEY" CODE.
- 3. ONLY THOSE KEYS WITH ‡ ARE AFFECTED BY THE CURSOR LOCK KEY. WHEN CURSOR LOCK IS OFF THE CODES ARE AS SHOWN. WHEN CURSOR LOCK IS ON THE "JUST KEY" CODES CHANGE TO THE "SHIFT + KEY" CODES.



1. KEYBOARD ASCII CODES BY KEY

KEY	NORMAL	SHIFT	CONTROL	CONTROL/ SHIFT	CMND
TAB	09	09	09	09	-
RETURN	0D	QD	0D	Φ0	_
ESC	1B	1B	1B	18	_
Space	20	20	20	20	_
0)	30	29	30	29	_
	31	21	31	21	_
1 ! 2 @	32	40	32	00	_
3 #	33	23	33	23	-
4 \$	34	24	34	24	_
3 # 4 \$ 5 % 6 ^	35	25	35	25	-
	36	. 5E	36	1E	-
7 & 8 *	37	26	37	26	
8 *	38	2A	38	2 A	· -
9 (39	28	39	28	-
1 W	27	22	27	22	-
, <	2C	3C	2C	3C	-
- _	2D	5F	2D	1F	-
>	2E	3E	2E	3E	-
/ ?	2F´	3F	2F	3F	-
; :	3B	ЗA	3B	3A	-
= +	3D	2B	3D	2B	-
A	61	41	01	01	C1
В	62	42	02	02	C2
С	63	43	03	03	C3
D	64	44	04	04	C4
E	65	45	05	05	C5
F	66	46	06	06	C6
G	67	47	07	07	C7
H	68	48	08	08	C8
I	69	49	09	09	C9
J	6A	4A	A0	0A	CA
K	6B	4B	0В	0B	СВ
L	6C	4C	0C	0C	CC
М	6D	4D	0D	OD	CD
Ŋ	6E	4 E	0E	0E	CE
0	6F	4F	0F	0F	CF
P	70	50	10	10	00
Q R	71	51	11	11	D1
R	72	52	12	12	D2
S	73	53	13	13	D3
T	74	54	14	14	D4
U	75	55	15	15	D5
V	76	5 6	16	16	D6
W	77	57	17	17	D7

KEY	NORMAL	SHIFT	CONTROL	CONTROL/ SHIFT	<u>CMND</u>
x	78	58	18	18	D8
17	79	5 9	19	19	D9
Z	7A	5A	1A	1A	DA
z { } } ~ X	5B	7B	1B	7B	-
1 }	5D	7D	1D	7D	-
; `	7C	60	7C	60	-
~_`	7E	5C	7 E	<u>1</u> C	-
$\langle \times \rangle$	7 F	7 F	7 F	7F	-
<u>, </u>	2C	2C	· 2C	2C	_
	2D	2D	2D	2D	-
•	2E	2E	2E	2E	-
0 1 ∡ 2 ↓	30	30	30	30	_
1 🗸	31	84	91	91	FA
2 ↓	32	8A	92	92	FB
3 ⅓ 4 ←	33 34	83 88	93 94	93 94	FC FD
4 ←	34 35	85	94 95		
5 6 →	36	86	95 96	95 96	BA BB
7 5	30 37	87	97	90 97	BC
8 1	38	82	98	98	8D
9 7	39	8 <u>9</u>	99	99	BE
Enter	0D	0D	QD	0D	-
Fl	DB	EA	DB	EA	9B
F2	DC	EB	DC	EB	9 C
F3	DD	EC	DD	EC	9D
F4	DE	ED	DE	ED	9E
F5	DF	EE	DF	EE	9F
F6	E0	EF	E0	EF	A0
F7	El	FO	El	F0	Al
F8	E2	Fl	E2	Fl	A2
F9	E3	F2	E3	F2	A3
F10	E4	F3	E4	F3	A4
F11	E5	F4	E5	F4	A5
F12	E6	F5	E6	F5	A6
F13	E7	F6	E 7	F6	A7
F14	E8	F7	E8	F 7	A8
F15	E9	F8	E9	F8	A9

NOTES

- * Single dash means ignore CMND key if pressed.
- * The ALL CAPS key only affects the 26 alphabetic keys. When the light in the ALL CAPS key is on, the alphabetic keys produce the codes shown in the SHIFT column.
- * The CURSOR LOCK key only affects keys 1 through 9 on the numeric keypad. When the light in the CURSOR LOCK key is on, keys 1 through 9 produce the codes shown in the SHIFT column.

3. KEYBOARD ASCII CODES IN NUMERIC ORDER

ASCII		ASCII	
CODE		CODE	
(HEX)	KEY(S)	(HEX)	<u>KEY(S)</u>
		· :	-
			4 -
00	CTL @	11	CTL q
01	CTL a		CTL Q
	CTL A	12	CTL r
02	CTL b		CTL R
0.3	CTL B	13	CTL s
03	CTL c	7.4	CTL S
04	CTL C CTL d	14	CTL t CTL T
04		15	
05		13	CTL U
05	CTL e CTL E	16	CTL V
06	CTL E	10	CTL V
00	CTL F	17	CTL W
07		17	CTL W
07	CTL g CTL G	18	CTL x
08	CTL h	10	CTL X
VO	CTL H	19	CTL Y
09	CTL i	1.7	CTL Y
09	CTL I	1A	CTL z
	TAB	IU	CTL Z
	SHIFT TAB	1B	ESC
	CTL TAB	10	SHIFT ESC
	CTL-SHIFT TAB		CTL ESC
0A	CTL j		CTL-SHIFT ESC
ŲΛ.	CTL J		CTL [
0B	CTL k	1C	CTL \
OB	CTL K	1D	CTL 1
0C	CTL 1	1E	CTL ^
UC .	CTL L	1F	CTL _
0D	CTL m	20	SPACE
OD	CTL M	20	SHIFT SPACE
	RETURN		CTL SPACE
	SHIFT RETURN		CTL-SHIFT SPACE
	CTL RETURN	21	!
	CTL-SHIFT RETURN	21	CTL !
	ENTER	22	N .
	SHIFT ENTER		CTL "
	CTL ENTER	23	#
	CTL-SHIFT ENTER	23	CTL #
0E	CTL n	24	\$
V D	CTL N		CTL \$
OF	CTL o	25	8
J.	CTL O		CTL %
10	CTL p	26	&
	CTL P		CTL &
	-		

ASCII CODE (HEX)	KEY(S)	ASCII CODE (HEX)	KEY(S)
27	CTL '	3D	= CTL =
28	(CTL (3E	> CTL >
29	CTL)	3 F	? CTL ?
2A	* CTL *	40 41	@
2в	+ CTL +	42 43	A B C
2C	CTL ,	44 45	D E
2D	CTL -	46 47	F G
2E	· CTL ·	48 49	H
2F	/ CTL /	4A 4B	J K
30	0 SHIFT 0 (numeric pad)	4C 4D	L M
	CTL 0 CTL-SHIFT 0 (numeric pad)	4E 4F	N O
31	1 CTL 1 (typewriter key)	50 51	P. Q
32	2 CTL 2 (typewriter key)	52 53	R S
33	3 CTL 3 (typewriter key)	5 4 55	T U
34	4 CTL 4 (typewriter key)	56 57	V W
35	5 CTL 5 (typewriter key)	58 59	X Y
36	6 CTL 6 (typewriter key)	5A 5B	Z [
37	7 CTL 7 (typewriter key)	5C 5D) j
38	8 CTL 8 (typewriter key)	5E 5F	^ ~
39	9 CTL 9 (typewriter key)	60	CTL `
3A	: CTL :	61 62	a b
3B	; CTL ;	63 64	c d
3C	CTL <	65 66	e f

ASCII CODE (HEX)	KEY(S)	ASCII CODE (HEX)	KEY(S)
67	g h	8F	
68	n -	90	
69 6A	i	91	CTL 🗸
6B	j k	92	CTL ↓
6C	ì	93 94	CTL → CTL ←
6D	m	94 95	CTL ← CTL •
6E	n	96	CTL →
6F	 0	90 97	CTL K
70	p	98	CTL ↑
71	q	99	CTL A
72	r	9A	
73	S	9B	CMND F1
74	t	9C	CMND F2
75	u	9 D	CMND F3
76	V	9E	CMND F4
77	W	9F	CMND F5
78	Х	A0	CMND F6
79	y	Al	CMND F7
7A	Z	A2	CMND F8
7B	{ CTL {	A3	CMND F9
7C	CIL (A4	CMND F10
10	CTL :	A5	CMND F11
7 D	}	A6 A7	CMND F12 CMND F13
, 2	CTL }	A8	CMND F13
7E	~	A9	CMND F15
• –	CTL ~	AA	
7F	$\langle \mathbb{X} $ _	AB	
	SHIFT (X)	AC	
	CTL 💢	AD	
	CTL-SHIFT (X)	ΑE	
80		AF	
81	•	в0	
82	↑	Bl	CTL 1 (numeric pad)
83 84	<u> </u>	B2	CTL 2 (numeric pad)
85	K .	B3 B4	CTL 3 (numeric pad) CTL 4 (numeric pad)
86	• >	B5	CTL 4 (numeric pad) CTL 5 (numeric pad)
87	K	B6	CTL 6 (numeric pad)
88	—	B7	CTL 7 (numeric pad)
89	← >> →	B8	CTL 8 (numeric pad)
8A	↓	B9	CTL 9 (numeric pad)
8B		BA	CMND 5 (numeric pad)
8C		BB	CMND 6 (numeric pad)
8D		BC	CMND 7 (numeria pad)
8E		BD	CMND 8 (numeric pad)

ASCII CODE (HEX)	KEY(S)	ASCII CODE (HEX)	KEY(S)
BE BF	CMND 9 (numeric pad)	E5	Fll CTL Fll
co	OUNTS -	Е6	F12
C1 C2	CMND a CMND b	E7	CTL F12 F13
C3 C4	CMND c CMND d	E8	CTL F13 F14
C5 C6	CMND e CMND f	E9	CTL F14 F15
C7 C8	CMND g CMND h	EA	CTL F15 SHIFT F1
C9 CA	CMND i CMND j	EB	CTL-SHIFT F1 SHIFT F2
СВ	CMND k	EC	CTL-SHIFT F2 SHIFT F3
CC CD	CMND 1 CMND m		CTL-SHIFT F3
CE C F	CMND n CMND o	ED	SHIFT F4 CTL-SHIFT F4
DO D1	CMND p CMND q	EE	SHIFT F5 CTL-SHIFT F5
D2 D3	CMND r CMND s	EF ·	SHIFT F6 CTL-SHIFT F6
D4 D5	CMND t CMND u	FO	SHIFT F7 CTL-SHIFT F7
D6 D7	CMND V CMND W	F1	SHIFT F8 CTL-SHIFT F8
D8 D9	CMND x CMND y	F2	SHIFT F9 CTL-SHIFT F9
DA	CMND z	F3	SHIFT F10 CTL-SHIFT F10
DB	F1 CTL F1	F4	SHIFT F11 CTL-SHIFT F11
DC	F2 CTL F2	F 5	SHIFT F12 CTL-SHIFT F12
DD 	F3 CTL F3	F6	SHIFT F13
DE	F4 CTL F4	F7 .	CTL-SHIFT F13 SHIFT 14
DF	F5 CTL F5	F8	CTL-SHIFT F14 SHIFT 15
EO	F6 CTL F6	F9	CTL-SHIFT 15
El	F7 CTL F7	FA FB	CMND 1 (numeric pad) CMND 2 (numeric pad)
E2	F8 CTL F8	FC FD	CMND 3 (numeric pad) CMND 4 (numeric pad)
E3	F9 CTL F9	FE FF	
E4	F10 CTL F10		

DECIMAL-ASCII-HEX-BINARY CONVERSION TABLE

The following table is intended to ease the task of conversion between the various numeric representations commonly used in programming, as well as between numbers (of any kind) and the ASCII character code.

Note that the ASCII character set only goes as far as decimal 127 (7FH, 01111111 B). Also, many "characters" in ASCII are nonprinting CONTROL CHARACTERS. Whenever a code corresponds to a printable character, that will be given. In the case of control characters, a description or name for the special character will be given in parentheses.

DECIMAL	HEX	BINARY	ASCII
-0	00H	Ø Ø ØØØØØØ	(NUL)
1	Ø1H	00000001	(CONTROL-A)
2	Ø 2 H	00000010	(CONTROL-B)
3	Ø3H	00000011	(CONTROL-C)
4	Ø4H	00000100	(CONTROL-D)
5 6	Ø5H	00000101	(CONTROL-E)
6	Ø6H	00000110	(CONTROL-F)
7	Ø7H	00000111	(CONTROL-G, RINGS BELL)
8	Ø8H	00001000	(CONTROL-H, BACKSPACE)
9	09Н	00001001	(CONTROL-I, TAB)
10	ØAH	00001010	(CONTROL-J, LINEFEED)
11	0BH	00001011	(CONTROL-K)
12	ØCH	00001100	(CONTROL-L, FORMFEED)
13	ØDH	00001101	(CONTROL-M, CARRIAGE RETURN)
14	ØEH	00001110	(CONTROL-N)
15	ØFH	00001111	(CONTROL-O)
16	10H	00010000	(CONTROL-P)
17	11H	00010001	(CONTROL-O)
18	12H	00010010	(CONTROL-R)
19	13H	00010011	(CONTROL-S)
2ø	14H	00010100	(CONTROL-T)
21	15H	00010101	(CONTROL-U)
22	16H	00010101	(CONTROL-V)
23	17H	00010111	(CONTROL-W)
24	18H	00011000	(CONTROL-X)
25	19H	00011001	(CONTROL-Y)
26	1AH	00011010	(CONTROL-Z)
27	1BH	00011011	(ESCAPE)
28	1CH	000111011	(NON-PRINTING)
29	1DH	00011101	(NON-PRINTING)
30	168	00011101	(NON-PRINTING)
31	1FH	00011110	(NON-PRINTING)
32	20H	00100000	(SPACE)
33			·
	21 H	00100001	!
34	22H	99199919	
35	23H	00100011	# \$
36	24H	00100100	\$ •
37	25 H	00100101	8
38	26 H	00100110	ě
39	27H	00100111	

						
	DECIMAL	HEX	BINARY	ASCII		
	40	28H	00101000	(
	41	29 H	00101001	ì		
	42	2AH	00101010	*		
	43	2BH	00101011	+		
	4 4	2CH	00101100	,		
	45	2DH	00101101	-		
	46	2EH	00101110			
	47	2FH	00101111	/		
	48	30 H	00110000	0		
	49	31H	00110001	1		
	50	32H	00110010	2		
	51	33H	00110011	3		
	52 53	34H	00110100	4		
	54	35H	00110101	5 6 7		
İ	55	36H 37H	00110110	6		
ļ	56	38H	00110111			
	57	. 39H	00111000 00111001	8		į
	58	3AB	00111001	9 :		
j	59	3BH	00111010			
	6ø	3CH	00111101	; <		
	61 -	3DH	00111101	- -		
1	62	3EH	00111110			
	63	3 F H	00111111	ź		
	64	40 H	01000000	6 >		
	65	41H	01000001	A		
	66	42H	01000010	В		
	67 .	43H	01000011	· C		
	68	44H	01000100	D		
ł	69	45H	01000101	E		
	70	46H	01000110	F		
	71	47H	01000111	G		
1	72	48H	01001000	H		
	73	49H	01001001	Ī		
	74	4AH	01001010	J		
	75 76	4BH	01001011	ĸ		
	76	4CH	01001100	L	•	
i	77 78	4DH 4EH	01001101 01001110	M N		
	79	4En 4FH	01001110	0		
	80 ·	50H	01011011	P		
	81	51H	01010000	Q		
1	82	52H	01010001	Ř		
-	83	53H	01010010	ŝ		
	84	54H	01010100	Ť		
	85	55H	01010101	ΰ		
	86	56H	01010110	v		
	87	57H	01010111	W		
	88	58H	01011000	Х		
	89	59H	01011001	Y		
	90	5AH	01011010	Y 2		
	91	5BH	01011011	.		
	92	5CH	01011100	\ \ \		•
	93	5DH	01011101	3		1

Conversion Table continued

	DECIMAL	нех	BINARY	ASCII
	94	5EH	01011110	T OR "
1	95	5FH	01011111	·
	96	60H	01100000	•
	97	61H	01100001	a
	98	62H	01100010	ь
ŀ	99	63H	01100011	Ç
!	100	64H 65H	01100100	d
	101 102	66H	01100101 01100110	e f
	103	67H	01100110	
	104	68H	01101000	g h
	105	69H	01101001	ï
i	106	6AH	01101010	i
1	107	6BH	01101011	j k
	108	6CH	01101100	1
	109	6DH	01101101	m
	110	6 E H	01101110	n
	111	6FH	01101111	0
	112	7ØH	01110000	ģ
	113	71H	01110001	. g
1	114	72H	01110010	r
1	115	73H	01110011	S
1	116	74H	01110100	t
1	117 118	75H	Ø1110101 Ø1110110	u
1	119	76H 77H	01110110	V
1	120	78H	01111000	W X
	121	79H	01111000	y Y
]	122	7AH	01111010	, , , , , , , , , , , , , , , , , , ,
	123	7BH	01111011	~
	124	7CH	01111100	
	125	7DH	01111101	j
	126	7EH	01111110	÷
	127	7FH	01111111	(DELETE, RUB OUT)
i	128	8ØH	10000000	
	129	81H	10000001	
	130	82H	10000010	
1	131	83H	10000011	·
	132	84H	10000100	
	133	85H	10000101	
	134	86H	10000110	
	135 136	87H 88H	10000111 10001000	
	137	89H	10001001	
	138	8AH	10001001	
	139	8BH	10001010	
	140	8CH	10001100	
	141	8 DH	10001101	
	142	8EH	10001110	
	143	8FH	10001111	
	144	90H	10010000	
-	145	91H	10010001	
	146	9 2 H	10010010	
	147	93H	10010011	
1				

DECIMAL HEX	BINARY	ASCII
1		
148 94H	10010100	
149 95H	10010101	
150 96н	10010110	
151 97H	10010111	
152 98H	10011000	
153 99н	10011000	
154 9AH	10011001	
155 9вн	10011010	
156 9CH	100111011	
157 9DH	10011100	
158 9EH	10011101	
158 9EH	10011111	
166 AØH	10100000	
161 AlH	10100000	
162 A2H	10100010	
163 A3H	10100010	
163 A3H	10100100	
165 A5H	10100100	
165 A5H 166 A6H	10100101	
	10100110	
168 A8H	10101000	
169 A9H	10101001	
170 AAH	10101010	
171 ABH	10101011	
172 ACH	10101100	
173 ADH	10101101	
174 AEH	10101110	
175 AFH 176 BØH	10101111 10110000	
177 BlH 178 B2H	10110001	
178 B2H 179 B3H	10110010 10110011	
180 B4H	10110011	
181 B5H	10110101	
182 B6H	10110110	
	10110110	
	101110111	
184 B8H 185 B9H	10111000	
185 B9H	10111001	
186 BAR 187 BBH	10111010	
187 BBH	101111011	
189 BDH	10111100	
190 BEH	101111101	•
190 BEN 191 BFH	10111110	
191 Brd 192 CØH	11000000	
192 CBH	11000000	
194 C2H	11000001	
195 C3H	11000010	
195 C3H	11000011	
196 C4n 197 C5H	11000100	
197 C5H	11000101	
198 C6H	11000110	
200 C8H	11001000	
200 C8H	11001000	
201 (30	TIDATEGI	


	DECIMAL	HEX	BINARY	ASCII
	202	CAH	11001010	·
i	203	ÇВН	11001011	
ļ	204	CCH	11001100	
	205	CDH	11001101	
İ	206	CEH	11001110	•
İ	207	CFH	11001111	
i	208	DØH	11010000	
1	209	DlH	11010001	
1	210	D2H	11010010	
į.	211	D3H	11010011	
	212	D4H	11010100	
.1	213	D5#	11010101	
Ŧ	214	D6H	11010110	
	215	D7H	11010111	
1	216	D8H	11011000	
1	217	D9H	11011001	
	218	DAH	11011010	
ì	219	DBH	11011011	
1	220	DCH	11011100	
	221	DDH	11011101	
1	222	DEH	11011110	
1	223	DFH	11011111	
1	224	EØH	11100000	
	· 225	ElH	11100001	•
i	226	E2H	11100010	
	227	ЕЗН	11100011	
1	228	E4H	11100100	
1	229	E5H	11100101	
1	230	E6H	11100110	•
	231	£7H	11100111	
į	232	E8H	11101000	
1	233	E9H	11101001	
1	234	EAH	11101010	
	235	EBH	11101011	
	236	ECH	11101100	
	237	EDH	11101101	
1	238	EEH	11101110	
1	239	EFH	11101111	
1	240	FØH	11110000	
1	241	FlH	11110001	
	242	F2H	11110010	
1	243	F3H	11110011	
1	244	F4H	11110100	
1	245	F5H	11110101	
1	246	F6H	11110110	
į.	247	F7H	11110111	
1	248	F8H	11111000	
	249	F9H	11111001	
İ	250	FAH	11111010	
	251	FBH	11111011	
	252	FCH	11111100	
	253	FDH	11111101	
	254	FEH	11111110	
	255	FFH	11111111	
	233	1.11	*******	
L				

This appendix lists all I/O addresses that can be used in Z80 processor INPUT or OUTPUT instructions when programming the ADVANTAGE computer. The addresses are listed in numeric order. More detailed programming information can be found in Chapter 3.


I/O ADDRESS SUMMARY		
Hexadecimal Address	Operation	Description
00 - OF	INPUT/OUTPUT	Access I/O board in slot 6. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.
10 - 1F	INPUT/OUTPUT	Access I/O board in slot 5. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.
20 - 2F	INPUT/OUTPUT	Access I/O board in slot 4. the first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.

		
30 - 3F	INPUT/OUTPUT	Access I/O board in slot 3. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.
40 - 4F	INPUT/OUTPUT	Access I/O board in slot 2. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.
50 - 5F	INPUT/OUTPUT	Access I/O board in slot 1. The first digit of these addresses defines the board slot being accessed. The second digit has a meaning defined by the type of board in that slot. Refer to Section 3.9, 3.10, or 3.11.
60	INPUT	Input Main RAM Parity Status byte. The byte format is shown below.
60	OUTPUT	Output Main RAM Parity Control byte. The byte format is shown below.
61 - 6F	INPUT/OUTPUT	Same as I/O address 60.

MEMORY PARITY STATUS BYTE



MEMORY PARITY CONTROL BYTE



Hexadecimal Address	Operation	Description
70	INPUT only	Input the ID code for board in slot 6. The ID codes are shown below.
71	INPUT only	Input the ID code for board in slot 5. The ID codes are shown below.
72	INPUT only	Input the ID code for board in slot 4. The ID codes are shown below.
73	INPUT only	Input the ID code for board in slot 3. The ID codes are shown below.
74	INPUT only	Input the ID code for board in slot 2. The ID codes are shown below.
75	INPUT only	Input the ID code for board in slot 1. The ID codes are shown below.
76		Unused. Inputting from this address returns all ones.
77		Unused. Inputting from this address returns all ones.
78 - 7D	INPUT only	Same as I/O addresses 70 through 75 respectively.
7 E		Unused. Inputting from this address returns all ones.
7 F		Unused. Inputting from this address returns all ones.

ID CODES:


7F - Floating Point Board F7 - S10 Board BE - Hard Disk Controller Board

DB - PIO Board

FF - No board installed.

Hexadecimal Address	Operation	Description
80	INPUT	Input a data byte from the selected disk drive.
80	OUTPUT	Output a data byte to the selected disk drive.
81	INPUT	Input a sync byte from the selected disk drive.
81	OUTPUT	Load the Drive Control register. The format of the register is shown below.
82	INPUT	Clear Disk Read flag.
82	OUTPUT	Set Disk Read flag.
83	INPUT	Produce a 'beep' sound.
83	OUTPUT	Set Disk Write flag.
84 - 8F		Same as I/O Addresses 80 through 83 respectively.

DRIVE CONTROL REGISTER




Hexadecimal Address	Operation	Description
90	OUTPUT only	Load Start Scan register. Inputting from this address returns indeterminate data and loads indeterminate data into the Start Scan register.
91 - 9F		Same as I/O address 90.
A0 - A3	OUTPUT only	Memory Mapping registers 0 through 3 respectively. The format of the output byte is shown below. Inputting from any of these addresses returns indeterminate data and loads indeterminate data into the corresponding Memory Mapping register.
A4 - AF		Same as I/O addresses A0 through A3 respectively.

MAPPING REGISTER OUTPUT BYTE


7	6	5	4	3	2	1	0	
0	X	X	X	X	N	N	Ñ	Main RAM page NNN
1	X	X	X	X	0	0	N	Display RAM, N=0 for page 8 N=1 for page 9
3	x	x	x	x	ı	x	x	Boot PROM

Hexadecimal Address	Operation	Description
в0	INPUT/OUTPUT	Clear Display flag. Input- ting from this address returns indeterminate data.
B1 - BF		Same as I/O address B0.
C0 - CF	INPUT/OUTPUT	Clear non-maskable inter- rupt to 280 processor. Inputting from this address returns indeterminate data.
Dθ	INPUT only	Input from I/O Status Register 2. The format of this register is shown below.
D1 - DF		Same as I/O address D0
EO .	INPUT only	Input from I/O Status Register 1. The format of this register is shown below.
E1 - EF		Same as I/O address E0.
FO	OUTPUT only	Output to I/O Control Register. The format of this register is shown below. Inputting from this address returns indeterminate data and loads indeterminate data into the I/O Control register.
F1 - FF		Same as I/O address F0.


I/O STATUS REGISTER 1



I/O STATUS REGISTER 2



I/O CONTROL REGISTER



B-10

This appendix lists the jumpers on the printed circuit boards that allow the connection of certain signals to be modified. Some signals are open-circuited by removing a jumper plug from the board. Other signals are re-routed by cutting a trace and soldering a wire to the board.

1. MAIN PC BOARD JUMPERS

Jumper Number	Board Location	Description
W1	1L	Determines the polarity of the vertical sync pulse going to the Video Monitor. The PC board trace makes the connection for positive sync pulses. The alternate connection produces negative sync pulses.
W2	1L	Determines the polarity of the video data going to the Video Monitor. The PC board trace causes one bits to produce positive data pulses. The alternate connection causes one bits to produce negative data pulses.
w3	1L	Determines the polarity of the horizontal sync pulse going to the Video Monitor. The PC board trace makes the connection for negative sync pulses. The alternate connection produces positive sync pulses.
W4	9E	If parity errors are allowed to generate interrupts (see Section 3.2.2) this jumper determines whether they will be maskable or non-maskable. The PC board trace makes the connection for maskable interrupts. The alternate connection produces non-maskable interrupts.

Jumper Number	Board Location	Description
W5	18C	Determines the type of integrated circuit used for the Auxiliary Processor at board location 18C. The PC board trace is used with an 8035 processor. The alternate connection is used with an 8048 or 8049 processor.
w6	11K	This jumper plug determines the type of integrated circuit used for the Boot PROM at board location llk. The plug isinserted in the position farthest from the PROM if the PROM is a type 2716. The plug is inserted in the position closest to the PROM if it is a type 2732.
w7	17C	This jumper plug is removed for testing purposes. It disconnects the sector pulse signal from the Auxiliary Processor.
w8	170	When this jumper plug is inserted, it allows the simultaneous depression of four keys on the keyboard to generate a non-maskable interrupt (see Section 2.1.4). When the jumper plug is removed, the interrupt is not generated.
W9 W10 W11	16K 16K 16K	These jumper plugs are removed for testing purposes. They disconnect the output of the +5V regulator.
W12	10M	This jumper plug is removed for testing purposes. It disconnects +12V power from the I/O interface connectors.
W13	10M	This jumper plug is removed for testing purposes. It disconnects input power from the -5V regulator.
W14	18K	This jumper plug is removed for testing purposes. It disconnects +12V power from the Speaker Circuit and from the Disk Data Separation Circuit.

2. SIO BOARD JUMPERS

JUMPER NUMBER	BOARD LOCATION	DESCRIPTION
Wl	4 A	Allows the "buffer full" signal to be wired to one of two pins on the device interface connector (see Section 3.9.7). The PC board trace is connected to pin 20. The trace may be cut and a wire soldered to change the connection to pin 19.

3. PIO BOARD JUMPERS

JUMPER NUMBER	BOARD LOCATION	DESCRIPTION
J1 J2 J3	3A 3A 3A	These jumpers improve the ground connection to the output device by connecting ground to pins 13,14, and 15 of the output device cable. One or more of these jumpers may be disconnected so that the corresponding pin(s) may be used to supply power to the output device.
J4 J5 J6	3D 3D 3D	These jumpers improve the ground connection to the input device by connecting ground to pins 13,14, and 15 of the input device cable. One or more of these jumpers may be disconnected so that the corresponding pin(s) may be used to supply power to the input device.

DISK SUBSYSTEM TEST

CRC Error

Cyclic Redundance check: drive may not be working; media may be bad; possible programming error.

No Index Pulse Error

No index pulses are coming from selected drive.

Read Error

Data read was not as expected: read/write circuitry failure or bad media.

Seek Error

Goes to track and reads data; from data determines that track is wrong. If accompanied by read error, may indicate bad media. Seek stepping motor may be bad. Diskette may be stuck at a single track if usual accessing clicks are not audible.

No Sync Byte Found Error

Errors may indicate improper read, write, or bad media.

Verify Compare Error

Indicates probable write error: write circuitry may be defective, or media may be bad.

Write Protect Error

Write protect switch may be bad.

DISPLAY TEST

No error messages - visual assessment only

EXECUTABLE MEMORY TEST

Cursor fails to flash approximately every 5 sec

1 after PASS counter

? in RAM MATRIX

Test has died at section and pass indicated.

Defective Memory (see below).

Defective Memory. Indicates location of bad RAM chip.

KEYBOARD TEST

Long beep - audio message
Not to be confused with
short beep indicating
successful completion
of row

Defective key or wrong key pressed

? under key entry on screen

Defective key or wrong key pressed. Next to (?) displays actual character entered.

SIO TEST

Bad Character

Character received does not agree with character transmitted. Insure that SIO is in the standard configuration (see Section 3.9.1)

Detected a board in portbut it looks like home is there Another board in machine with wrong address set on it; or possible problem with shorting, or open wires on data bus to that port.

SIO board in port won't get ready to receive
at character____(between
0 and 255)

Could be SIO board is bad; USART bad; receive circuitry incorrect; strobe signal bad.

SIO board in port won't get ready to
transmit at character
____(between 0 and 255)

If bad character message also occurs could be bad SIO circuitry, or test jumper wired wrong.

There were ___bad characters (maximum of 255)

VIDEO MEMORY TEST

I after PASS counter

Defective memory (see below).

? in RAM MATRIX

Defective memory: indicates suspected location of bad

RAM.

Stationary vertical bar

Defective memory

PARTS LISTS APPENDIX E

MAIN PARTS LIST

<u>item</u>	P/N	<u>QTY</u>	DESCRIPTION	REF
1 2	00113 38064			
6 7	38065-04 38065-10 38075-10 38091-10	6 6 6	WASHER, FLAT, #4 WASHER, FLAT, #10	(2)SIO, (4)PIO BASE TO COVER BASE TO COVER BASE TO COVER
8 9 10	00353 00333 00335	1	CABLE, DISK DRIVE POWER	
11 12	38065-06		WASHER, #6 FLAT	DRIVE TO BRKT (8) SHIELD TO BRKT (2)
13	38036-	10	SCREW, #6-32 X 3/8", PHMS XREC, SEMS	
14 15	00102 00347	1	MAIN PCB ASSEMBLY PLATE, DRIVE CABLE	
	00352 00355 00356		BRACKET, DISK DRIVES MOUNTING BASE, FAB PLATE, I/O MOUNTING	
19 20	00357 00358	1	KEYBOARD	
21 22	00364 00370	1	LABEL, MODEL & SERIAL NUMBER FEET, RUBBER	BASE(4),
23 24	38007 38009	4 2 4		XRMR-BASE HOLE COVER
25 26	38083-08 38065-08	_	SCREW, MACHINE, PH, BLACK, #4-40 X 1/2" WASHER, FLAT, #8	I/O PLATE- COVER DRV BKT-BASE
27	38071	4	SCREW, BLUNT PT, #6 X 3/8"	MAINT PCB-BASE(2) RECT BKT-BASE(2)
28	38074-06 38075-04	3 4	WASHER, LOCK, BLACK, #6 WASHER, LOCK, SPLIT, #4	I/O PLATE (2) PWR PANEL (1) I/O PLATE
30	38075-06	2	WASHER, LOCK, SPLIT, #6	COVER RECT. BKT-BASE
31	38075-10	4	WASHER, LOCK, SPLIT, #10	XRMR-BASE

MAIN PARTS LIST (continued)

32 38082-08 3 SCREW, MACHINE, BLACK #6-32 X 1/2" 33	<u>ITEM</u>	P/N	<u>QTY</u>	DESCRIPTION	REF
#4-40 X 1/2" 34	32	38082-08	3		_• ·
34 38084-06 3 WASHER, FLAT, BLACK, #6 I/O PLATE(2) 35 38089-10 4 SCREW, MACHINE, #8 X 5/8" DRV BKT-BASE 36 38091-08 4 SCREW, MACHINE, #10-32 X 1/2" 37 77045 4 BRACKET, MOUNTING, CABLE TIE, 3/4 SQ. ADHESIVE BACK 38 77046 1 CABLE TIE, 5.5" LONG 39 00336 1 CABLE MONITOR 40 00363 1 LOGG, NORTH STAR 41 00365 1 CRT & VIDEO PCB 42 00366 1 TOP FAB 43 00368 1 BEZEL, FAB 44 00369 2 TAPE, SELF-ADHESIVE FOAM 45 31001 1 FAN 46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 FLAT 48 38075-10 9 WASHER, #6 FLAT 49 38075-10 9 WASHER, #10 LOCK, SPLIT 50 38091-08 5 SCREW, #10-32 X 1/2" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6-32 X 3/4" BLACK 55 38071 5 SCREW, #6-32 HEX 56 77045 2 CABLE TIE, 3/4" BRACKET 57 77046 2 CABLE TIE, 3/4" BRACKET 58 00372 1 KNOB, CONTROL 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 62 2 SCREW, #6-32 X 3/8" 63 38088-12 1 SCREW, M6-32 X 3/8" 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL GND 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 1 POWER PANEL ASSEMBLY	33			•	
35 38089-10 4 SCREW, MACHINE, #8 X 5/8" XFMR-BASE 36 38091-08 4 SCREW, MACHINE, #10-32 X 1/2" XFMR-BASE 37 77045 4 BRACKET, MOUNTING, CABLE TIE, 3/4 SQ. ADBESIVE BACK 39 00336 1 CABLE MONITOR 40 00363 1 LOGO, NORTH STAR 41 00365 1 CRT & VIDEO PCB 42 00366 1 TOP FAB 43 00368 1 BEZEL, FAB 44 00369 2 TAPE, SELF-ADHESIVE FOAM 45 31001 1 FAN 46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 FLAT 48 38075-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT 50 38091-08 5 SCREW, #10-32 X 3/4" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6-32 X 3/4" BLACK 55 77045 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 57 77046 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 58 00372 1 KNOB, CONTROL BRIGHT CABLE 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 CREW, #6-32 X 3/8" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL GND 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 1 POWER PANEL ASSEMBLY	34	38084-06	3		
37 77045 4 BRACKET, MOUNTING, CABLE TIE, 3/4 SQ. ADHESIVE BACK 38 77046 1 CABLE TIE, 5.5" LONG 39 00336 1 CABLE MONITOR 40 00363 1 LOGO, NORTH STAR 41 00365 1 CRT & VIDEO PCB 42 00366 1 TOP FAB 43 00368 1 BEZEL, FAB 44 00369 2 TAPE, SELF-ADHESIVE FOAM 45 31001 1 FAN 46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 FLAT 48 38075-06 4 WASHER, #6 COCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT 50 38091-08 5 SCREW, #10-32 X 3/4" 51 38091-12 4 SCREW, #6-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HEX 55 77045 2 CABLE TIE, 3/4" BRACKET 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL GND 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY					DRV BKT-BASE
3/4 SQ. ADHESIVE BACK 39 00336 1 CABLE TIE, 5.5" LONG 40 00363 1 LOGO, NORTH STAR 41 00365 1 CRT & VIDEO PCB 42 00366 1 TOP FAB 43 00368 1 BEZEL, FAB 44 00369 2 TAPE, SELF-ADHESIVE FOAM 45 31001 1 FAN 46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 FLAT 48 38075-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT 50 38091-08 5 SCREW, #10-32 X 1/2" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6-32 X 3/4" BLACK 55 38071 5 SCREW, #6-32 X 3/4" BLACK 56 77045 2 CABLE TIE, 3/4" BRACKET 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 CREW, #6-32 X 3/8" CAPACITOR 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 68 00359 1 POWER PANEL ASSEMBLY				•	XFMR-BASE
39 00336 1 CABLE MONITOR 40 00363 1 LOGO, NORTH STAR 41 00365 1 CRT & VIDEO PCB 42 00366 1 TOP FAB 43 00368 1 BEZEL, FAB 44 00369 2 TAPE, SELF-ADHESIVE FOAM 45 31001 1 FAN 46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT CRT MTG. 50 38091-08 5 SCREW, #10-32 X 1/2" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HEX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 5.5" LONG, 40 LB 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL GND 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 68 00359 1 POWER PANEL ASSEMBLY				3/4 SQ. ADHESIVE BACK	
40 00363 1 LOGO, NORTH STAR 41 00365 1 CRT & VIDEO PCB 42 00366 1 TOP FAB 43 00368 1 BEZEL, FAB 44 00369 2 TAPE, SELF-ADHESIVE FOAM 45 31001 1 FAN 46 38007 9 WASHER, #10 FLAT 47 38065-06 4 WASHER, #6 FLAT 48 38075-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT 50 38091-08 5 SCREW, #10-32 X 1/2" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HEX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB 58 00372 1 KNOB, CONTROL 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 CAPLATION 63 38088-12 1 SCREW, #6-32 X 3/8" CAPACITOR 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL GND 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 68 00359 1 POWER PANEL ASSEMBLY	38	77046	1	CABLE TIE, 5.5" LONG	
41 00365 1 CRT & VIDEO PCB 42 00366 1 TOP FAB 43 00368 1 BEZEL, FAB 44 00369 2 TAPE, SELF-ADHESIVE FOAM 45 31001 1 FAN 46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 LOCK, SPLIT 48 38075-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10-32 x 1/2" 51 38091-08 5 SCREW, #10-32 x 1/2" 51 38091-12 4 SCREW, #10-32 x 3/4" 52 38082-12 4 SCREW, #6-32 x 3/4" BLACK 53 38071 5 SCREW, #6 x 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HEX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 CAPACITOR 63 38088-12 1 SCREW, #6-32 x 3/8" CAPACITOR 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL GND 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" x .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" x .032 XFMR 68 00359 1 POWER PANEL ASSEMBLY		00336	Ţ	CABLE MONITOR	
42 00366 1 TOP FAB 43 00368 1 BEZEL, FAB 44 00369 2 TAPE, SELF-ADHESIVE FOAM 45 31001 1 FAN 46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 FLAT 48 38075-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT CRT MTG. 50 38091-08 5 SCREW, #10-32 X 1/2" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HEX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 2 SCREW, #6-32 X 3/8" CAPACITOR 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY		00363	Ţ	LOGO, NORTH STAR	
46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 FLAT 48 38075-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT CRT MTG. 50 38091-08 5 SCREW, #10-32 X 1/2" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HSX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 68 00359 1 POWER PANEL ASSEMBLY	41	00365	Ţ	CKL & AIDEO ACR	
46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 FLAT 48 38075-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT CRT MTG. 50 38091-08 5 SCREW, #10-32 X 1/2" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HSX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 68 00359 1 POWER PANEL ASSEMBLY	42	00366	1	TOP FAB	
46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 FLAT 48 38075-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT CRT MTG. 50 38091-08 5 SCREW, #10-32 X 1/2" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HSX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 68 00359 1 POWER PANEL ASSEMBLY	43	00360	, T	BEZEL, FAB	
46 38007 9 WASHER, #10 FLAT CRT MTG. 47 38065-06 4 WASHER, #6 FLAT 48 38075-06 4 WASHER, #6 LOCK, SPLIT 49 38075-10 9 WASHER, #10 LOCK, SPLIT CRT MTG. 50 38091-08 5 SCREW, #10-32 X 1/2" 51 38091-12 4 SCREW, #10-32 X 3/4" 52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HSX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, 3/16" X .032 XFMR 68 00359 1 POWER PANEL ASSEMBLY	44 15	100500	ے 1	TAPE, SELF-ADRESIVE FORM	·
47	43	31001	_	EAN	
48	46	38007	9		CRT MTG.
49	47	38065-06	4	WASHER, #6 FLAT	
50	48	38075-06	4	WASHER, #6 LOCK, SPLIT	
51				WASHER, #10 LOCK, SPLIT	CRT MTG.
52 38082-12 4 SCREW, #6-32 X 3/4" BLACK 53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HEX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG,STRANDED,BLACK, INFRITOR XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X .020 <	50	38091-08	5	SCREW, #10-32 X 1/2"	
53 38071 5 SCREW, #6 X 3/8" PAN HEAD 54 38010 4 NUT, #6-32 HEX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY <td>51</td> <td>38091-12</td> <td>4</td> <td>SCREW, #10-32 X 3/4"</td> <td></td>	51	38091-12	4	SCREW, #10-32 X 3/4"	
54 38010 4 NUT, #6-32 HEX 55 4 SPACER, 1/4" THICK 56 77045 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY					
55					
56 77045 2 CABLE TIE, 3/4" BRACKET (1) MONITOR CABLE 57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER BRIGHTNESS CNTR. 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, MFR TO FAN 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY		38010			
57 77046 2 CABLE TIE, 5.5" LONG, 40 LB (1) CRT LEAD 58 00372 1 KNOB, CONTROL BRIGHTNESS CNTR. 59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY					
58 00372					
59 00154 1 TRANSFORMER, POWER 60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY					
60 00334 1 HARNESS, SEC. POWER SUPPLY 61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY					BRIGHTNESS CNTR.
61 38075-06 1 WASHER, LOCK, SPLIT, #6 PWR PNL GND 62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY					
62 2 SCREW, #6-32 X 3/8" CAPACITOR 63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY	60	00334	1	HARNESS, SEC. POWER SUPPLY	•
63 38088-12 1 SCREW, MACHINE, #6-32 X 3/4" PWR PNL GND 64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY	61	38075-06	1	WASHER, LOCK, SPLIT, #6	PWR PNL GND
64 68016 1 FUSE, 3A, FAST BLOW PWR PNL 65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY	62		2	•	CAPACITOR
65 77097-10 2 WIRE, #20 AWG, STRANDED, BLACK, XMFR TO FAN 16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY	63	38088-12	1		PWR PNL GND
16" LG. 66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY	64	6801 6	1	FUSE, 3A, FAST BLOW	PWR PNL
66 13067 2 TERMINAL FISO, 3/16" X .032 XFMR 67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY	65	77097-10	2		XMFR TO FAN
67 13098 2 TERMINAL FISO, .110 X.020 FAN 68 00359 1 POWER PANEL ASSEMBLY					
68 00359 1 POWER PANEL ASSEMBLY				•	
					FAN
69 00360 1 PLATE, POWER					
	69	00360	1	PLATE, POWER	

MAIN PARTS LIST (continued)

ITEM	P/N	<u>QTY</u>	DESCRIPTION	REF
70	34006 68007	1	FILTER, LINE	LF1
71	68007	1	SWITCH, POWER	Sl
72	00361	1	HARNESS, PRIMARY POWER SUPPLY	
73	38088-08	1	SCREW, #6-32 X 1/2"	PWR PNL
74	38083-08	2	SCREW, #4-40 X 1/2", BLACK	LINE FILTER
75	38075-04	2	MACUED #A TOCK COLLA	TIME ETT TED
76	38075-06	1	WASHER, #6 LOCK, SPLIT NUT, #4 HEX	PWR PNL
77	38009	2	NUT, #4 HEX	LINE FILTER
78	00373	1	RECTIFIER AND CAPACITOR ASSEMBL	Y
79	00354	1	RECT. & CAP. MTG. BRACKET	
80	38009 00373 00354 01052	1	CAPACITOR, 12000 uF, 30 WVDC	
81	65001	1	RECTIFIER, BRIDGE, 100V, 25A	
82	65001 13097	1	ADAPTER, TERMINAL, 1 TO 2 TABS	RECTIFER
83	38059	1	CLAMP, CAPACITOR	
84	38088-06	1	SCREW, MACH. PH, #6-32 X 3/8"	CAPACITOR
	38088-12		SCREW, MACH. PH., #6-32 X 3/4"	
86	38075-06	2	WASHER, LOCK, SPLIT, #6	CAP & RECT
87	00148	1	PIO PCB ASSY	
	00393	1	I/O MTG PLATE COVER	
89	38075	4	WASHER, LOCK, SLIT, #8	DRIVE BKT- BASE
90	00105	1	COVER ASSY	
	00372-02			BRIGHTNESS CTRL

MAIN PC BOARD PARTS LIST

ITEM	P/N	QTY	DESCRIPTION	REF
110	01001	59	CAP, 0.047uF, CERAMIC DISK	*BYPASS,C39,C40, C50
111	01012	1	33pF, DIPPED MICA	C20
112	01013	2	" 100př	C24,C16
113	01015	2 2	" 330pF	C22,C28
114	01016	2	" 470pF, DIPPED MICA	C15,C19
115	01018	3 4	" 0.047uF, DIPPED MYLAR	C4,C14,C25
116	01020	4	" 0.01uF, DIPPED MYLAR	C17,C23,C26,C27
117		3	<pre>" 820uf, 15V, LOW ESR</pre>	C6,C10,C11
118	01039	72	" 0.01uF,16V,20%, CERAMIC	*BYPASS,C7,C9, C43-47
119	01041	8	" 22uF,20V, DIPPMED TANTALUM	C37,31,32,33,34, 35,36,41
120	04043	2	" 2.2uF, 35V	C48,C42
121	01044	1	" 62pF, 300V, 5%	C13
122	01045	1	" 0.0033uF,100V,10%	C12
123	01046	1	" 0.015uF,100V,10%	C2
124	01047	1	" 820pF, 300V	C3
125	01038	1 2 2 1	" 1000uF, 35V	C8
126	01014	2	" 200pF,15V, 5%, MICA	C29,C30
	01050	2	" 0.1uF, 50V	C1,C5
	01053	1	" 10pF,50VDC,+/- 0.5pF	C38
129	01056	1	" .47uF,35V, DIPPED TANT.	C18
130	01055	1	" .22uF, 10%, SOLID	C21
	12004		DIELETRIC	1 4 4 10
131	13024	1	SOCKET, IC-8 PIN	14MB
132	13028	60	" -16 PIN	1F-9F,1G-9G,
				1H-9H,1J-9J,
				1K-9K,1L-9L, J8,10B,13D,
				13M, 4B, 15J,
				16J,1A
133	13030	1	" -20 PIN	17F
134	13033	2	" -24 PIN	11K,18F
135	13036	2 2	SOCKET, IC-40 PIN	13K,18C
136	13081	ī	CONNECTOR, 34 PIN	J9
137	13084	6	" EDGE-30 PIN	J1-J6
138	13094	ī	" 6POST,1.56CTR,L/R	J11
139	13087	9	" PCB-"MINI JUMPERS"	W6-W14
140	13093	ī	CONNECTOR, 9 POST, 1.56CTR, L/R	J10
141	13091	8	HEADER, SINGLE ROW - 2 PIN	W7-W14
142	13095	1	CONNECTOR, 10 POST, 0.1CTR, L/R	J7
143	15002	1 2	CRYSTAL, 8MHZ	Yl
144	43001	2	IC, 74 LS 00	10A
145	43002	2	" 74 LS 02	14E,4E

MAIN PC BOARD PARTS LIST (continued)

ITEM	P/N	<u>QTY</u>	DES	CRIPTION	REF
146	43004	5	IC	74 LS 04	10K,2A,9C, 14D,15C
147 148 149 150	43006 43009 43012 43015	1 1 4 6	#) 17 15 11	74 LS 08 74 LS 14 74 LS 32 74 LS 74	145,136 12E 16G 9A,12B,17H,7C 3A,7A,14C,
151 152 153 154	43018 43021 43022 43027	1 2 1 6	17 Et H Ti	74 LS 123 74 LS 138 74 LS 139 74 LS 161	16B,16C,17C 9B 9,5L,12C 6C 14H,11C,14G,
	43028 43031 43034 43039 43043 43044 43045 43046 43050	1 3 4 1 4 2 4 1 6	16 16 16 16 16 17 17	74 LS 164 74 LS 175 74 LS 253 74 LS 273 74 LS 373 74 LS 393 74 S 00 74 S 08 74 S 74	14J,15G,15H 13G 11B,13E,15A 12H,12J,13H,13J 17G 9D,10D,10F,17E 8B, 14A 8A,11H,13A,1E 11J 7B,7D,10C,11A,
164 165 166 167 168 169 170 171	43059 43025 43068 43069 43073 43136 43079 43106 43109 43110 43112	1 2 1 1 1 1 1 3 1 9	7) 7) 7) 7) 7) 7) 7) 7) 7) 7) 7) 7) 7) 7	74 38 74 LS 157 280A LF356 CA3080 74L5123 (MFG TI) PROM-DWE 74 LS 20 LM393N LM358N 74 LS 244	13B,15B 16E,18H,18J,6E 11G,12G 13K 17A-A 17A-B 17B 10B 8C 16D,16L,14MB 14MA 10E,10M,11E,
175 176 177 178 179 180 181 182 183	43114 43115 42116 43117 43118 43120 42121 00145 43123	1 3 1 1 1 2 2 1	17 14 15 16 17 17 18	74 LS 279 74 LS 374 74 LS 670 74 S 04 74 S 86 74 S 139 74 S 174 PROM, 'F-KYBD 8035	11F,11M,12M, 13F,13K,16F 13C 14F,15F,17F 13D 6B 1K 12D,17J 12A,16H 18F 18C

MAIN PC BOARD PARTS LIST (continued)

ITEM	P/N	<u>QTY</u>	DESCRIPTI	<u>on</u>	REF
184	43124	52	IC 4116		lF-9F,1G-9G
					1н-9н,1ј-9ј,
					2K-9K,2L-9L
185	00117	1		2716-1	11K
186	43139	1		HTIMH	16J
187	43140	1		HTIML	15J
188	43141	1		IOSEL	13M
189	43142	PBO		VTIM	1.4B
190	43143	PBO		VTIM50	14B
191	43144	1	" 74 LS		1M
192	61002	3		1K, SIP, 10 PIN	RN4,RN6,RN6
193	61003	1		2.2K, SIP, 6 PIN	RN3
194	61004	1		2.2K, SIP, 10 PIN	RN7
195	61007	4	я я,	47K, DIP, 10 PIN	RN10G,10H,
					10J,10L
196	61009	1		3.3, 1/4W, 5%	R56
197	61010	2	σ	22, 1/4W, 5%	R6,R37
198	61011	10	¥	100 " "	R62-65,R11,
					78,79,80,81,
					82
199	61014	1	*	330 " "	R42
200	61015	1	*	470 W W	R24,39,40,48,53
201	61018	13		1K " "	R38,R69-73,R75,
					R76,R92-R95,R97
202	61021	2	*	3.3K " "	R52,R88
203	61022	1	×	3.6K " "	R50
204	61024	8	₩	4.7K " "	R25,R1,12,21,
					34,36,41,45
205	61025	2	Ħ	5.6K * "	R51,R55
206	61026	2		6.8K " "	R60,R61
207	61027	1	*	9.1K " "	R43
208	61028	4	*	10K " 10%	R7,R17,R22,R85
209	6102 9	2	W	13K " 5%	R18,R58
210	61030	2	₩.	15K " "	R10,R23
211	61032	5	Ħ	27K " " .	R86,R46,R49,
					R54,R59
212	61034	3	N	47K " "	R5,R3,R74
213	61038	2	H	6.19K, 1%, RN55D	R47,R57
214	61042	2		220K, 1/4W, 5%	R35,R77
215	61054	1	n	33 " "	R 9
216	61055	3 2 2 1 2 1		120 " "	R2,R13
217	61056		*	2.7K " "	R8
218	61057	1	_	30K " "	R27
219	61058	1 2 2	m -	56K " "	R29,R84
220	61060	2		680, lw, 10%	R3,R15

MAIN PC BOARD PARTS LIST (continued)

<u>ITEM</u>	P/N	<u>QTY</u>	DESCRIPTION	REF
221	61061	2	RESISTOR, 3.3 ,1/2W, 10%	R4.R15
222	61064	1	" 4.99K, 1%, RN55D	420
223		1	* 6.98K, 1%, RN55D	
224		$\bar{2}$	" 47 . 1/4W. 5%	R66,R67
225		1	RES NET.150. SIP. 8 PIN	RN2
226		3	RESISTOR, 470K, 1/4W, 5%	R33.R44.R83
227		2	RESISTOR, 680, 1/4W, 5%	
228		ī	RES NET. 1K. SIP. 8 PIN	RN1
	61079	$\bar{f 1}$	DEGRAMOD COO 1/4M EQ	D 2 0
230		1	я 330K и и	R16
231		1	" 360K " "	R87
232	61031	1	" 18K " "	R89
233	61063	1	" 1.96K.1/8W. 1%	R 9 0
234	61071	1 1 2 1 3 2 1 1 1 1 1	" 2.87K, " "	R 9 1
235	61088	1	" 22K, 1/4W, 5%	R30
236		1	" 100, 1/2W, 20%	R96
	61085	1	# 330K " " 360K " " 18K " " 1.96K.1/8W.1% 2.87K. " " 22K.1/4W.5% 100.1/2W,20% POTENTIOMETER.5K,MULTI TURN	R26
238	61089	ī	RES NET, 100, DIP-16 PIN	7 E
	38002	3 2 1 3	WASHER. LOCK - #6	
	38010	3	NUT. HEX #6-32	
241	38041	2	HEAT SINK. #6030	
242		1	HEAD SINK, #6107	
	38073	3	SCREW.MACH.#6-32X3/8.PAN HD	
	65002	1	REGULATOR, 7805	VR3
	65006	1	REGULATOR, 7805 REGULATOR, 79L05	VR2
246	65009	15	DIODE, 1N4148	CR4.CR5, CR7-CR19
247	65014	5	TRANSISTOR.2N2222A	Q3.07.Q8,
		_		010.Q11
248	65015	2	TRANSISTOR. 2N2907A	04,Q9
249		1	REGULATOR, 7912 (TO-220)	VR1
250	65020	2		Q1,Q5
251	65021	2	TRANSISTOR.D45C5.GE	Q2.Q6
252	65022	1	RECTIFIER.C122F.GE SCR	SCR1
253	65024	2	DIODE.M4820.50V,8A	CR1.CR3
254	65025	2	DIODE, IN823.6.2V, ZENER	CR6.CR2
255	68004	1	FUSE, 5AMP, FAST-BLOW	Fl
256	68013	2	CLIP. FUSE-BUSSMAN	~ 3
257	68015	1 2	SWITCH, PUSH BUTTON TOGGLE	S1
258	74007	2	INDUCTOR, 250uH, 10%, 5A	Ll.L2
259	74009	1	INDUCTOR. 3.3uH, 10%	L3
260	82017	1	LOUDSPEAKER, MINI	ISl
261	38081	2	SPACER. NYLON PUSH	

MAIN PC BOARD PARTS LIST (continued)


ITEM	P/N	<u>QTY</u>	DESCRIPTION	REF
262	77046	1	CABLE TIE. 5.5" LONG. 40LBS	
263	43017	1	IC. 74 LS 109	2E
264	43040	1	" 74 LS 280	8E
265	43146	2	" 74 LS 166	8D,11D
			(NOTE: 74166 IS ALTERNATE. #43063)	
266	43147	1	IC. 74S124	1A
267	13092-03	1	HEADER.single row-3 pin	W6
268	01061	76	CAP. 0.luf. 16V.20%. ceramic	**BYPASS
269	01022	1	CAP, 6.8uf. 35V, TANTALUM	C49
270	68016	1	FUSE.3A,20MM X 5MM	
271	68017	1	FUSE.1.5A.20MM X 5MM	
272	00364-02	1	LABEL. POWER RATING (115V.60HZ)	
273	00364-04	1	LABEL, POWER RATING (230V, 50HZ)	
274	00364-05	1	LABEL.POWER RATING (230V.60HZ)	


SIO BOARD PARTS LIST


ITEM	P/N	QTY	DESCRIPTION	REF
280	01001	10	CAP047uF - CERAMIC	* BY PASS
281	01005	4	" 470pf - CERAMIC	
282	01022	3	" 6.8uF - TANTALUM 35V	C1.C2.C3
283	13017	1	CONNECTOR, "D" TYPE-RIGHT ANGLE, 25 PIN	Pl
284	13025	1	SOCKET, IC - 8 PIN	1A
285	13026	ī	" -14 PIN	4 A
286	13029	ī	" " -16 PIN	3A
287	13034	$\bar{1}$	" -28 PIN	4E
288	13064	1	SHUNT, 16 PIN (CONFIG)	3A
289	43001	1	IC, 74 LS 00	3в
290	43003	1	" 74 LS 03	3D
291	43004	1	74 LS 04	2 B
292	43017	1	74 LS 109	3C
293	43021	1	" 74 LS 138	2C
294	43027	、 3	" 74 LS 161	1B,1C,1D
295	43030	1	* 74 LS 174	1E
296	43031	1	" 74 LS 175	2D
297	43070	1	" MC 1488	4 A
298	43071	1	" MC 1489	2A
299	43095	1	" 8251. USART	4 E
300	43135	2	74 LS 243	2E.3E
301	61013	1 1	RESISTOR. 220. 1/4W. 5%	R3
302	61016	1	" 560 " "	R2
303	61019	1	" 1.2K " "	Rl
304	61025	1	" 5.6K " "	R5
305	61027	1 1 1	" 9.1K " "	R4
306	61035		" 1K . 1/2W, 5%	R 6
307	61024	1	" 4.7K. 1/4W. 5%	R7

PIO BOARD PARTS LIST


ITEM	P/N	\underline{OTY}	DESCRIPTION	REF
320 321 322 323	01001 01022 13016 13029	8 2 2 1	CAP047uf. CERAMIC-DISK 6.8uf. TATALUM 35V CONNECTOR "D" TYPE - 15 PIN SOCKET, IC - 16 PIN	*BYPASS C1.C2 P1.P2 1A
324	13064	1	SHUNT, 16 PIN	1A
325 326 327 328 329 330 331	43031 43065 43003 43009 43012 43015 43021 43021	1 1 1 1 1 1	IC. 74 LS 175 74367 74 LS 03 74 LS 14 74 LS 32 74 LS 74 74 LS 138 74 LS 138	2C 1D 1C 3A 2A 1B 2B 3C,3D
303 334	43058 61003	1 1	" 7437 RESISTOR NETWORK, 2.2K,SIP,	3B RN1
335 336	61013 61014	2 2	6 PIN RESISTOR, 220 -1/4W, 5% RESISTOR, 330 -1/4W, 5%	R1.R3 R2.R4










RECTIFIER AND CAPACITOR ASSEMBLY









MAIN PC BOARD ASSEMBLY







APPENDIX

Z80 MICROPROCESSOR DATA SHEET

Reproduced by permission copyright 1979, 1980, 1981 by Zilog, Inc. This material shall not be reproduced without the written consent of Zilog, Inc.

Z8400 Z80° CPU Central Processing Unit



Product Specification

March 1981

Features

- The instruction set contains 158 instructions. The 78 instructions of the 8080Å are included as a subset; 8080Å software compatibility is maintained.
- Six MHz, 4 MHz and 2.5 MHz clecks for the Z80B, Z80A, and Z80 CPU result in rapid instruction execution with consequent high data throughput.
- The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers together with indexed and relative addressing result in the most powerful data handling capabilities in the microcomputer industry.
- The Z80 microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This system

- may be daisy-chained to allow implementation of a priority interrupt scheme. Little, if any, additional logic is required for daisy-chaining.
- Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software through single-context switching, background-foreground programming, and single-level interrupt processing. In addition, two 16-bit index registers facilitate program processing of tables and arrays.
- There are three modes of high speed interrupt processing: 8080 compatible, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
- On-chip dynamic memory refresh counter.




Figure 1. Pin Functions



Figure 2. Pin Assignments

General Description

The Z80, Z80A, and Z80B CPUs are thirdgeneration single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable secondand third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six generalpurpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may

be reserved for very fast interrupt response.

The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power source, all output signals are fully decoded and timed to control standard memory or peripheral circuits, and is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. Z80 CPU Block Diagram

Z80 Microprocessor Family

The Zilog Z80 microprocessor is the central element of a comprehensive microprocessor product family. This family works together in most applications with minimum requirements for additional logic, facilitating the design of efficient and cost-effective microcomputer-based systems.

Zilog has designed five components to provide extensive support for the Z80 microprocessor. These are:

- The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be configured to interface with standard parallel peripheral devices such as printers, tape punches, and keyboards.
- The CTC (Counter/Timer Circuit) features four programmable 8-bit counter/timers,

- each of which has an 8-bit prescaler. Each of the four channels may be configured to operate in either counter or timer mode.
- The DMA (Direct Memory Access) controller provides dual port data transfer operations and the ability to terminate data transfer as a result of a pattern match.
- The SIQ (Serial Input/Output) controller offers two channels. It is capable of operating in a variety of programmable modes for both synchronous and asynchronous communication, including Bi-Synch and SDLC.
- The DART (Dual Asynchronous Receiver/ Transmitter) device provides low cost asynchronous serial communication. It has two channels and a full modern control interface.

Z80 CPU Registers


Figure 4 shows three groups of registers within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by ' [prime], e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background-

MANI REGISTER BET

foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.

ALTERNATE REGISTER SET

A ACCUMULATOR F FLAG REGISTER A' ACCUMULATOR F FLAG REGISTER B GENERAL PURPOSE C GENERAL PURPOSE B' GENERAL PURPOSE C' GENERAL PURPOSE D. GENERAL PURPOSE E GENERAL PURPOSE D' GENERAL PURPOSE E' GENERAL PURPOSE H GENERAL FURPOSE L BENERAL PURPOSE H GENERAL PURPOSE L' GENERAL PURPOSE



__ A BLTS ___




Figure 4. CPU Registers

0 CPU	Res	gister	Size (Bits)	Romarks
gisters Continued)	A, A'	Accumulator	6	Stores an operand or the results of an operation.
onunueu)	F. F'	Flage	8	See Instruction Set.
	B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
	C, C'	General Purpose	8	See B, above.
	D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
	E, E'	General Purpose	8	See D, above.
	н, н′	General Purpose	8	Can be used separately or as a 16-bit register with L.
	L, L'	General Purpose	8	See H, above.
				Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B — High byte C — Low byte D — High byte E — Low byte H — High byte L — Low byte
	1	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
	R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Automatically incremented and placed on the address bus during each instruction letch cycle.
	ΙΧ	Index Register	16	Used for indexed addressing.
	IY	Index Register	91	Same as IX, above.
	SP	Stack Pointer	16	Stores addresses or data temporarily. See Push or Pop in instruction set.
	PC	Program Counter	16	Holds address of next instruction.
	$\mathbf{IFF_1} \cdot \mathbf{IFF_2}$	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
	IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

Table 1. Z80 CPU Registers

Interrupts: General Operation

The CPU accepts two interrupt input signals: \overline{NMI} and \overline{INT} . The \overline{NMI} is a non-maskable interrupt and has the highest priority. \overline{INT} is a lower priority interrupt since it requires that interrupts be enabled in software in order to operate. Either \overline{NMI} or \overline{INT} can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, TNT, has three programmable response modes available. These are:

■ Mode 0 — compatible with the 8080 microprocessor.

- Mode 1 Peripheral Interrupt service, for use with non-8080/Z80 systems.
- Mode 2 a vectored interrupt scheme, usually daisy-chained, for use with Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the NMI and INT signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

Interrupts: General Operation (Continued) Non-Maskable Interrupt (NMI). The non-maskable interrupt cannot be disabled by program control and therefore will be accepted at at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the Z80 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (MI) cycle in which IORQ becomes active rather than MREQ, as in a normal MI cycle. In addition, this special MI cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request and to place the interrupt vector on the bus.

Mode 0 Interrupt Operation. This mode is compatible with the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus, which is then acted on six times by the CPU. This is normally a Restart Instruction, which will initiate an unconditional jump to the selected one of eight restart locations in page zero of memory.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has a vector address of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit address vector on the data bus during the interrupt acknowledge cycle. The high-order byte of the interrupt service routine address is supplied by the I (Interrupt) register. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available

location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_0) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwared to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the Z80 CPU Technical Manual and Z80 Assembly Language Manual.

Action	fFF ₁	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt INT disabled
DI instruction execution	0	0	Maskable interrupt INT disabled
El instruction execution	i	1	Maskable interrupt INT enabled
LD A,I instruction execution	•	•	IFF ₂ → Parily flag
LD A,R Instruction execution	•	•	IFF ₂ — Parity flag
Accept NMI	0	IFF	IFF ₁ → IFF ₂ (Maskable inter- rupt INT disabled)
RETN instruction execution	IFF ₂	•	IFF ₂ - IFF ₁ at completion of an NMI service routine.

Table 2. State of Flip-Flops

Instruction Set

The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The Z80 CPU Technical Manual (03-0029-01) and Assembly Language Programming Manual (03-0002-01) contain significantly more details for programming

The instructions are divided into the following categories:

- □ 8-bit loads
- □ 16-bit loads
- □ Exchanges, block transfers, and searches
- O 8-bit arithmetic and logic operations
- □ General-purpose arithmetic and CPU control

- □ 16-bit arithmetic operations
- □ Rotates and shifts
- ☐ Bit set, reset, and test operations
- O Jumps
- □ Calls, returns, and restarts
- ☐ Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- □ Immediate
- □ Immediate extended
- □ Modified page zero
- □ Relative
- □ Extended
- □ Indexed
- □ Register
- □ Register indirect
- □ Implied
- □ Bit

8-Bit Load	Masmonic	Symbolic Operation	s	z		FI H	ags	P/V	H	С	Opcode 76 543 210	Нех		No.of M Cycles		Comments
Group	LD r, r'	r +'	-	-	×		×		-		0) r r'		ι		4	r, r' Reg.
a.oup	LD r, n	r n	•	:	X	•	X	:	٠		00 + 110		2	2	7	000 B 001 C
	LD r. (HL)	r = (HL)		٠	Х		X		٠	٠	Oi r 110		1	2	7	010 D
	1D r, {l X • d}	$r \leftarrow (IX + d)$	•	٠	X	•	X	•	٠	•	11 011 101		3	5	19	OI) E
											OL r 101					10G H
	LD r, (1Y+d)	r = (Y + d)	_	_	v	_			_	_	- d -	FD	3	5	19	101 L 111 A
	LD F, (11 + d)	r = 1(1 + a)	•	•	۸	٠	٨	٠	•	•	13 131 101 01 r 110		3	7	19	III A
	LD (HL), r	(HL) - r	_	_	~	_		_	_	_	- fd →				-	
	LD (HL), r	$(!X+d) \leftarrow r$	- :	:	X	:	X	:	:	:	01 110 r	ĎĎ	3	2	7 19	
	LD (IX + d), r	(EX + Q) = 1	·	•	^	٠	^	·	•	٠	0) 1)0 r	00	3	,	12	
	LD (IY + d), т	([Y+d]-r			¥		γ				11 111 101	FD	3	5	19	
	22 (11 - 0), 1	(-				01 110 /		•			
											– d →					
	LD (HL), n	(HL) - n	٠	٠	X	٠	Х	٠	٠	٠	00 110 110 - n -	36	2	3	10	
	LD(iX+d), a	(1X + d) = n			х		х			٠	11 011 101	DD	4	5	19	
											00 110 110					
											- n -					
	LD(iY+d), n	$\{(Y + di) \leftarrow n$	•	٠	Х	•	Х	•	•	•	10 111 10		4	5	19	
											00 110 110	36				
											~ d →					
	LD A. (BC)	A = (BC)			X		X				00 001 010	0A	i	2	7	
	LD A. (DE)	A = (DE)			x		x				00 011 010		i	2	ŕ	
	LD A. (nn)	A = (pn)			x		û				00 111 010		ż	4	13	
	ED A. (III)	A = 100)			•		î				n	J.		•	•5	
	LD (BC), A	(BC) - A	_		v		X	_			00 000 010	02		2	7	
	LD (DE), A	(DE) - A	:	:	X	:	X	:	:	:	00 000 010	12	1	2 2	7	
	LD (nn), A	(nn) - A		:	٠		X	:	:	:	00 010 010	32	3	4	13	
	LD (III), A	(m) – A	-	•	^	Ī	^	-	-	-	- n -	32	,	•	13	
	1D A, I	A - I		t	х	0	x	(FF	·o		11 101 101	ED	2	2	9	
											01 010 111	57				
	LD A, R	A — R	ŧ	1	X	0	X	[FF	Û	•	01 01) 101	ED 5F	2	2	9	
	LD 1, A	I - A	•	•	X	٠	X	٠	•	٠	11 101 101	ED	2	2	9	
	TDD 4		_		v	_					01 000 111	47 PD	2	~	9	
	LD R. A	A - A	•	•	λ	•	Y	•	•	•	01 001 [11 01 001 [11		2	2	9	
					_	_					31 BOL 114	71				

NOTES: r. r' means any of the registers A, B, C, D, b, H, E, IFF the content of the interrupt enable flighting. (IFF) is expect into the P V ling.

For an explanation of flag notation and windows for mnemous lattice see Symbolic Notation section lettowing tables.

6-Bit Load Froup	Masmonic	Symbolic Operation	8	2		Ħ	-91	P/V	H	C	Opcode 78 549 210 Hex	SA100	No.al M Cycles	States	Comments
noup	LD dd. nn	dož ← nn. ·	•	•	x	•	X	٠	•	•	00 990 001	3	3	10	dd Pair 00 BC
	LD IX, nn	IX - nn		•	x	•	x	•		•	11 011 101 DD 00 100 001 21	4	4	14	OI DE 10 HL 11 SP
	LD IY, na	N ← nn	•		X	•	x	•		•	+ n - + n - 11 111 101 FD 00 100 001 21	4	4	H	
	LD HL. (nn)	$H \leftarrow (nn+1)$ $L \leftarrow (nn)$	•	•	x	•	x	•	•		- n - - n - 00 101 010 2A	а	5	16	
	LD dd, (rm)	dd[- (nn+1)	•	•	X	٠	x	٠	•	٠	11 101 101 ED 01 dd1 011	4	6	20	
	LD IX, (nn)	$\begin{array}{l} IX_{H} \leftarrow (nn+1) \\ IX_{L} \leftarrow (nn) \end{array}$	•	•	X	•	x	•	•	•	11 DI 1 101 DD 00 101 010 2A	4	6	20	
	LD IY, (nn)	IYH = {nn+1} IYL = {nn)	•	•	x	•	x	•	•	•	- n 11 111 101 FD 00 101 010 2A n	4	6	20	
	LD (nn), HL	$\begin{array}{l} (nn+1) = H \\ (nn) = L \end{array}$	•	•	x	•	ж	•	•	•	00 100 010 22 - n	3	5	16	
	LD (nn), dd	(nn+1) = ddL	•	٠	x	•	x	•	٠	•	11 101 101 ED 01 dd0 011	4	6	20	
	LD (nza), IX	$(uu) = IX^{\Gamma}$ $(uu+1) = IX^{H}$	•	•	X	•	x	•	•	•	11 011 101 DD 00 100 010 22	4	6	20	
	LD (nn), IY	(nn+1) - 1YH (nn) - 1YL	•	•	X	•	X	•	•	•	11 111 101 FD 00 100 010 22	1	6	20	
	LD SP, HL LD SP, IX	SP - HL SP - IX	:	:	X	:	X	:	:	:	11 111 001 F9 11 011 101 DD	; 2] 2	6 10	
	LD SP, IY	SP - IY	•	•	x	•	X	٠	•	٠	11 141 001 F9 11 111 101 FD	2	2	10	
	PUSH qq	(SP - 2) - qqL (SP - 1) - qqH SP - SP - 2	•	•	x	٠	x	•	٠	•	} 1001 F9 1 F9 101	1	3	11	90 BC 00 BC 01 DE 10 HL
	PUSH IX	(SP-2) X _L (SP-1) X _H SP SP 2	•	•			X		•	٠	11 011 101 DD 11 100 101 E5	2	1	15	11 AF
	PUSH IY	(SP-1) - IYL (SP-1) - IYH SP - SP -2	•	•		•				•	11 111 101 FD 11 100 101 E5	2	4	15	
	POP IX	qqH = (SP+1) qqL = (SP) SP = SP +2 XH = (SP+1)		•	x		x	•		•	11 001 101 DD	2	3	10	
	POP IY	$IX_L - (SP)$ $SP \rightarrow SP + 2$ $IY_H - (SP + 1)$ $IY_L - (SP)$. •		×	•	X				11 100 001 E1 11 111 101 FD 11 100 001 E1	2	4	14	
	eq ea a (PAIR)	SP — SP + 2 my of the requirer pour BC my of the requirer pours AF H. (PARI) I refer to high o BC(= C, AFH = A.	. BC. DI	E. KL		eigh	t beta	o Prì	e reç	Priel					
xchange. lock ransfer.	EX DE, HL BX AF, AF EXX	DE - HL AF AF BC BC' DB DB'	:	:	X X X	:	X X X	:	:	:	11 101 011 8B 00 001 000 06 11 011 001 D9	1 1	1 1 3	4	Register benk and auxiliary register
lock Search	EX (SP), HL	HL - HL' H - (SP+1)			x		x		•	•	11 (00 DI) E3	1	5	19	bank exchange
гоцра	EX (SP), IX	$L = (SP)$ $IX_{H} = (SP + 1)$			x	٠	x				11 011 101 DD	2	6	23	
	ex (SP), IY	$IX_L = (SP)$ $IY_H = (SP+1)$ $IY_L = (SP)$	•	•	x	٠	X	•	٠	•	11 100 011 E3 11 111 101 FD 11 100 011 E3	2	6	23	
	LDI	(DE) = (HL) DE = DE + 1 HL = HL + 1 BC = BC - 1	•	•	X	0	x		0	•	11 103 103 ED 10 100 000 A0	2	4	16	Loed (BL) into (DE), increment the pointers and decrement the byte
	LDIR	$(DE) \leftarrow (HL)$ DE = DE + 1 $HI_1 \leftarrow HI_1 + 1$ BC = BC - 1 Repeat until BC = 0	•	•	x	5	X	0	0	•	11 101 101 ED 10 110 000 B0	2 2	5 4	21 16	counter (BC) N BC ± 0 N BC ± 0

change, ock	Mnemonic	Symbolic Operation	S	z		Flog H		P/V I	N	с	Opcode 76 549 216 He	No.of	No.of M Cycles	No.of T States	Comments
ansfer. ock Search roups Continued)	100	(DE) = (HL) DE = DE = 1 HL = HL = 3 BC = BC = 1	•	•	x	0		Θ.	0	•	11 101 101 E 30 101 000 A		4	16	
ommueu)	LDDR	(DE) = (HE) DE = DE - I HL = HL - I BC = BC - I Repeat until	•	-	х	ø	X	0	n	•	31 101 101 E 30 131 060 B		5 4	21 16	H BC ≠ 0 H BC = 0
	CPJ	BC = 0 A = (HL) HL = HL + I BC = BC - I	1	2	х	1	X	0	1	•	11 101 101 E		4	16	
	CPIR	A = (HL)	ı	2	х	1		(I)	ı		11 101 101 E	2	5	21	II BC ≠ 0 and
		HL = HL + t BC = BC - 1 Repeat unit) A = (HL) or BC = 0									10 110 001 B	. 2	4	16	A * (HL) It BC = 0 or A = (HL)
	CPD	A + (HL) HL + HL-1 BC + BC-1	1	Ø -	X	•	X	_	ı	•	10 101 101 E 10 101 001 A		4	16	
	CPDR	A - (HL)	1	2	х	1	χ	ų T	ì	•)) 101 101 E	2	5	21	If BC ≠ 0 and A ≠ (H1)
		HL = HL = 1 BC = BC = 1 Repeat until									10 111 00 1 B	2	4	l fi	(i BC = 0 or A = (HL)
	⊘ Z lia	A = (H1.) or BC = 0 flag is 0 if the result of PC g is I if A (HL1 otherw	, Per S	0					_		· · · · · · · · · · · · · · · · · · ·				
Bit rithmetic		A = (H1.) or BC = 0 (tag is 0 if the result of BC				1	x	V (1 1	10 100 r 11 100 tr	1 2	1 2	4 7	r Rep. 000 B 001 C
	ADD A r ADD A, n ADD A, (HL)	A = (H1.) or $BC = 0than is 0 if the result of BC g is 1 if A = (H1) where$, Per S	0	х	t t	x X	v :	Ó	1	13 (000 110 - n - 10 (000 110 31 (011 101 1 10 (000 110				000 B 001 C 010 D C1 E 100 H
rithmetic nd Logical	ADD A r ADD A, n ADD A, (HL) ADD A (IX+d	$A = (HI) \text{ or } BC = 0$ $BC = 0$ $Bag = 0 \text{ if ne result of } BC$ $A = A + \tau$ $A = A + \alpha$ $A = A + (HL)$: :	1 1	x x	! !	x x x	v :	0 0	1	11 000 110 - n - 10 000 110 11 011 101 1 10 000 110 - d - 11 111 101 10 000 110	2	2	?	000 B 001 C 010 D C11 E 100 H
rithmetic nd Logical	ADD A. r. ADD A. r. ADD A. (RL) ADD A. (IX+d. ADD A. (IY+d. ADC A. s.	$A = (HI) \text{ or } BC = 0$ $BC = 0$ $BC = 0$ $A = A + \tau$ $A = A + \tau$ $A = A + (HL)$ $A = A + (HL)$ $A = A + (IX + d)$ $A = A + (IY + d)$ $A = A + s + CY$: :	1 1 I I I I I I I I I I I I I I I I I I	x x x	t t	x x x x	V 4 V 4 V 4	o o o	1 1 t	10 000 110 11 011 to 1 10 000 110 11 011 to 1 10 000 110 - d - 11 111 101 10 000 110 - d -	2 ID 3	2 2 5	? ? 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A
rithmetic nd Logical	ADD A. r ADD A. n ADD A. (HL) ADD A. (IX+d	A = (HI) or BC = 0 Plag is 0 if no result of BC g is 1 if A (HL1 others A - A + r A - A + (AL1) A - A + (HL2) A - A + (HX+d)	: :	1 1 1	x x x	t t t t t t t t t t t t t t t t t t t	x x x x	V 4 V 1 V 1 V 1 V 1 V 1 V 1 V 1 V 1 V 1	0 0 0	1 1 1	10 000 110 10 000 110 11 011 101 101 10 000 110 - d -	2 ID 3	2 2 5	? ? 19	000 B 001 C 010 D 01 E 100 H 101 L 111 A s at any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction.
rithmetic nd Logical	ADD A r ADD A, tHL) ADD A (EX + d) ADD A (EX + d) ADD A (EX + d) ADD A SSUB s SBC A, s AND s	$A = (HI) \text{ or } BC = 0$ $Rag is 0 if the result of BC is 1 if A = (HL1 otherwise)$ $A = A + \tau$ $A = A + \alpha$ $A = A + (HL)$: :		x x x x x x x x x x x x x x x x x x x	t t t t t t t t t t t t t t t t t t t	x x x x x x x	V 4 V 4 V 4 V 4 V 4 V 4 V 4 V 4 V 4 V 4	0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	11 (523 110 110 110 110 110 110 110 110 110 11	2 ID 3	2 2 5	? ? 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A s is eny of r, n. (HL), (JX + d), (IY + d) as shown for ADD instruction. The indicated bits
rithmetic nd Logical	ADD A. r ADD A. (HL) ADD A. (IX+d ADD A. (IY+d ADD A. S SBC A. s AND s OR s	$A = (HI) \text{ or } BC = 0$ $BC = 0$ $BC = 0$ $A = A + \tau$ $A = A + \tau$ $A = A + (HL)$ $A = A + (HL)$ $A = A + (IX + d)$ $A = A + s + CY$ $A = A + s$ $A = A - s$ $A = A - s$ $A = A - s$ $A = A - s$ $A = A - s$ $A = A - s$ $A = A - s$ $A = A - s$ $A = A - s$ $A = A - s$ $A = A - s$ $A = A + s$ $A = A - s$: : : : : : : : : : : : : : : : : : :		x x x x x x x x x x x x x x x x x x x	t t t t t t t t t t t t t t t t t t t	x x x x x x x x x x x x x x x x x x x	V 4 V 1 V 4 V 4 V V P 4 P 4	0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	11 (522) (10 10 (522) (10 11 (1) (10) (10) 10 (522) (10) 11 (1) (10) 10 (522	2 ID 3	2 2 5	? ? 19	000 B 001 C 010 D 01 E 100 H 101 L 111 A s at any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction.
rithmetic nd Logical	ADD A. n ADD A. (IX+d ADD A. (IX+d ADD A. (IX+d ADD A. (IX+d ADD A. (IX+d ADD A. s SUB s SBC A. s AND s SCOR s XOR s	$A = (HI) \text{ or } BC = 0$ $BC = 0$ $A = A + \tau$ $A = A + (HL)$ $A = A + (HL)$ $A = A + (HY + d)$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + c + CY$ $A = A + CY$	- Z salva		x x x x x x x x x x x x x x x x x x x	: : : : : : : : : : : : : : : : : : :	x	V 4 V 1 V 1 V 1 V 1 P 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	11 (522 110 11 101 10 102 110 110 110 110 110	2 ID 3	2 2 5	? ? 19	000 B 001 C 010 D 01 E 100 H 101 L 111 A sistemy of r, n. (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the DOD in
rithmetic nd Logical	ADD A r ADD A, r ADD A (R) A ADD A (R) A ADD A (R) A ADD A (R) A ADD A (R) A ADD A S SUB S	$A = (HI) \text{ or } BC = 0$ $BC = 0$ $BC = 0$ $A = A + \tau$ $A = A + \tau$ $A = A + (HL)$ $A = A + (HL)$ $A = A + (HY + d)$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + c$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = A + s$ $A = a$	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		x x x x x x x x x x x x x x x x x x x	t t t t t t t t t t t t t t t t t t t	x x x x x x x x x x x x x x x x x x x	V (V (V (V (V (V (V (V (V (V (0 0 0 0 0 0 0 1	1	11 (522 110 110 110 110 110 110 110 110 110 1	2 ID 3 D 3	2 5 5	? !9	000 B 001 C 010 D 01 E 100 H 101 L 111 A sistemy of r, n. (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the DOD in
rithmetic nd Logical	ADD A. n ADD A. (IX+d ADD A. (IX+d ADD A. (IX+d ADD A. (IX+d ADD A. (IX+d ADD A. s SUB s SBC A. s AND s SCOR s XOR s	$A = (HI) \text{ or } BC = 0$ $BC = 0$ $A = A + \tau$ $A = A + (HL)$ $A = A + (HL)$ $A = A + (HY + d)$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + s + CY$ $A = A + c + CY$ $A = A + CY$	- Z salva		* * * * * * * * * * * * * * * * * * *	t t t t t t t t t t t t t t t t t t t	x x x x x x x x x x x x x x x x x x x	V (0 00 00 00 00 00 00 00 00 00 00 00 00 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	11 (22) (10 10 (22) (10 11 (11 (10) (10) 11 (11 (10) (10) 10 (22) (1	2 ID 3	2 2 5	? ? 19	000 B 001 C 010 D 01 E 100 H 101 L 111 A sistemy of r, n. (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the DOD in
rithmetic nd Logical	ADD A, r ADD A, r ADD A, r ADD A, (RL) ADD A (EX + d ADD A, (EX + d ADD A, S SUB s SBC A, s AND s OR s XOB s CP s INC r INC (HL)	$ A = (HI) \text{ or } BC = 0 $ $ BC = 0 $ $ BC = 0 $ $ A = A + \tau $ $ A = A + \tau $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + (HL) $ $ A = A + S $ $ A = A - S $ $ A = A + S $	t : : : : : : : : : : : : : : : : : : :		x x x x x x x x x x x x x x x x x x x	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	x	V	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	11 (322 110 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 10	2 ID 3 ID 3	2 5 5	? !9 !9	000 B 001 C 010 D 01 E 100 H 101 L 111 A sistemy of r, n. (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the DOD in

General- Purpose	Mnemonic	Symbolic Operation	8	2		F)o		P/V	H	С		cods 43 2		lez :	No.cd Byles	No.aí M Cycles		Comments
Arithmetic and CPU Control	DAA	Converts acc. content into packed BCD following add or subtract with packed	ţ	. '	X	1	X	P	•	1	00 i	00 I	11 2	17	1	ı	4	Decimal adjust accumulator.
Groups	CPL	BCD operends. A − Ā	•	•	X	1	x	•	1	٠	00 t	01 I	11 2	?F	t	ì	4	Complement accumulator (one's
	NEG	A - 0 - A	ı	1	X	t			ı	t		XX 1	00 4	14	2	2	8	complement). Negate acc. (two's complement).
	CCF SCF	CY ← CY CY ← I	•	•	x	X C	x	•	0	t L	00 1				ì	1	4	Complement carry [lag. Set carry flag.
	NOP HALT	No operation CPU halted	:	:	Ŕ	÷	X X	:	٠	•	00.0		00 (00	1	i	4	Set carry hag.
	Di •	IFF - 0	:	٠	X	•	X	٠	:	:	11.1	10.0	11 E	-3	j	i	4	
	EI • 3M 0	IFF - 1 Set interrupt	:	:	X	:	X	:	:	:	11 1	11 0 01 1			1 2	ا 2	8	
	IM I	möde 0 Set interrupt			x		X	٠				00 I 01 1			2	2	8	•
	JM 2	mode i Set interrupt mode 2	•	•	x	•	X	•	•	•		10 I 01 I 11 I	O1 E	ED.	Ż	2	8	
	CY inc	dingtes the interrupt enable the dingtes the carry flip flop, scales interrupts are not sample			end o	of Ei «	pr DI								·			
16-Bit Arithmetic	ADD HL, pa	HL HL+es	•	•	x	X	X	•	0	ı		1 0			ı	3	11	ss Reg 00 BC
Group	ADC HL, se	HL + HL+sc+CY	1	1	X	X	X	٧	0	1		D Las		ED	2	. 1	15	01 DE 10 HL 11 SP
	SBC HL, 😝	HL - HL-es-CY	ı	1	X	X	X	v	1	,		01 1		ED	2	4	L\$., ы
	ADD IX, pp	IX ~ 1X + pp	•	•	X	X	×	•	0	,	11.0	pl (61 E	OD.	2	1	15	pp Reg. 00 8C 01 DE 10 IX
	ADD IY. 11	!Y - IY + #	•	•	x	X	ж	•	0	1		11) rI 0		FD	2	4	15	11 5P rr Reg. 00 BC 01 DE 10 IY
	INC sa INC IX	85 56 + 1 1X 1X + 1	:	:	X	:	X	:	:	:		1]] 12(0		Ð	1 2	1 2	6 10	11 SP
	INC 1Y	1Y - IY + 1			x	•	x				11-1	11 1	OL F	D.	2	2	10	
	DEC 54 DEC 1X	85 - 85 - 1 IX - 1X - 1	:	:	X X	:	X	:	:	:	00 s	111 1 11 1 10 00	11		1 2	! 2	6 10	
	DEC IY	IY - 1Y - 1	•	•	x	•	X	•	•	٠	11 1	01 0 11 1 01 0	Q1 F	D	2	2	ιc	
	NOTES: us as as pp as a stress as	by of the requisier pairs BC. DE by of the requiser pairs BC. DE by of the register pairs BC. DE	. H1 E. IX	. SP . SP. . SP														
Rotate and Shift Group	RLCA	<u>er</u>			x	D	x		o		00.0	100 t	11	0 77	ι	ı	4	Rotate left circular accumulator.
	RLA [<u> </u>		•	x	0	x		٥	ı	00 0	10 :	11	17	1	1	4	Rotate Jell accumulator.
	FRCA	Crack Cor		•	x	0	x	•	Û	1	00 C	01 I	11	OF	1	1	4	Rotate right circular accumulator.
	RRA		•	•	X	a	x	•	0	ı	00 Q	ıli 1	i I	iF	1	1	4	Rotate right accumulator.
	RLC :		t	1	x	0	x	Þ	0	1	31 0			¢в	2	2	8	Botate left circular
	BLC (HL)		1	1	x	9	X	P	ęı	1	00 G	01.0	11	¢В	2	4	15	register r. <u>r Reg</u> 000 B
	RLC (IX+d)	<u> </u>	1	,	х	0	x	P	9	ι	11 G	ui i	aı.		4	6	23	001 C 010 D 011 E
		r,(HL),(IX + a),(iY + d)									00 0	ď	-	CB				100 H 101 L 111 A
	RLC ((Y+d)		1	ı	x	0	X	P	0	ı		OL D	l i	FD CB	4	6	23	
	[CY 7 0			v		v		,		00 0							lastruction format and states are as
	112 III	m = r,(HL),(IX + d),(IY + d)	1			0						40						shown for RLC's. To form new apcode replace
	RRC m	<u> </u>	1	1	X	Ç	Х	P	0	1	0	01						000 or RLC's

Rotate and Shift Group	Mnemonic	Symbolic Operation	s	z		Fk H	190	P/V	ĸ	с	Opcode 76 \$43 210	Hex		No.ol M Cycles		
(Continued)	BB m	m = 1.(HL).(IX + d).(IY + d	1	ı	х	a	х	P	0	ı	<u>ūj</u>					
	SLA m	$\begin{array}{c c} \hline \textbf{CY} & \hline & \textbf{2} & \leftarrow \textbf{0} \\ \hline \textbf{m} & = \textbf{1}. (\textbf{HL}).(\textbf{IX} + \textbf{d}).(\textbf{IY} + \textbf{d}) \end{array}$		1	X	0	X	P	0	•	(00					
	SRA m	$\begin{array}{cccccccccccccccccccccccccccccccccccc$))	1	X	O	X	P	0	t	<u>rón</u>					
		$0 \rightarrow \boxed{7 \rightarrow 0} \rightarrow \boxed{CY}$ $m = r.(HL).(IX + d).(IY + d)$)	٠	X	0	X	P	0	1	(II:					
	PLD	7-43-0 7-43-0 A (HL)] 1	ı	Х	0	X	P	C	•	11 204 104 01 101 111	ED 6F	2	5	ĮB	Rolate digit light and right between
	RRD	7 - 4 3 - 0 7 - 4 3 - 0] [1	x	U	x	р	0	•	11 101 101 01 106 111		2	5	В	the accumulator and location (HL) The content of the upper haif of the accumulator is unallected
Bit Set, Reset	BIT is, r	2 - ī _b		-	У	1	Y		G	_	11 901 011	CB	2	2	B	r Reg.
and Test	BIT b, (HL)	z – ₁ 6 , z – (ਜੋL) _b									01 b r		2	3	12	000 B 001 C
Group											OI P IID					010 D
	p. (1,3 + d)) ₆ 2 − ((X+d) ₆	X	1	۸	1	۸	۸	U	•	1100 100 11 - d 01 d 10		4	5	20	011 E 100 H 101 L 111 A
	8(T b, (1Y+d)	Љ Z - { ÏY + d 1Ь	χ	,	χ	ι	X	Ж	0		H 112 101		4	5	20	<u>b Bn Tested</u> 000 0
											01 P \$10	CB				001 1 010 2 011 3 100 4 101 5 110 6
	SET b. r	rb = 1			х		x				11 001 013	CB	2	2	8	113 7
	SET b. (HL)	(HL) _b ~ 1			v		v			_	11.001.011 11.001.011		2	4	15	
		-	Ī	·	•	•	^	•			[] b 110					
	SET b, (DX+d) (1X + di _b ← 1	•	٠	x	•	X	•	•	•	11 001 011 11 011 101		4	6	23	
	SET b. (17 + d	$(1Y + \mathbf{d})_b = 1$	•	•	X	•	x	•	٠	•	11 001 011 11 111 101 11 001 011		4	6	23	
	RES b. m	$\begin{aligned} m_{\mathbf{b}} &= 0 \\ m &= \ell_{+}(HL), \\ ((X + d), \\ ((Y + d)) \end{aligned}$	•	•	x	•	x	•	•	•	□ ▶ 110					To form new appose replace of SET b, s with of Plags and time states for SET instruction
	NOTES Their	nciation (0 _b indicates bit bit)	ю 7) з	or inc	ran or	ı DE										
Jump	JPηη	PC nn		•	х	•	х	•	•	•	11 000 OII	C3	3	3	16	· · · · · · · · · · · · · · · · · · ·
Group	JP çc, man	It condition on is true PC — nn. otherwise continue	•	•	x	•	х	•	•	•	11 cc 010 - n → - n -		3	3	10	Condition Condition
	1R e	PC - PC+e	٠	٠	X	٠	Х	٠	•	•	00 011 000	18	2	3	12	IIO P sign positive III M sign negative
	ЉС, е	If $C = 0$, continue If $C = 1$.	٠	•	х	•	X	•	•	•	- e-2 - 00 [1] 000 - e-2 -	38	2 2	2	7 12	H condition not met.
	III MC	PC - PC+e			u		v				on the Are	70			7	
	JR NC. ●	II C = 1.	٠	•	X	•	٨	•	•	•	00 110 000 ← e-2 →	10	2	2		If condition not met.
	10.7	H C ● 0, PC ← PC • e		_	v	_	u				80 tot ===	75	2	3	12	[i condition is mel
	1P Z. ♦	(s Z = 0 continue	•	•	Х	•	Х	•	٠	٠	00 101 000 - e-2 -	26	2	2	7	If condition not met.
	15.49	[i Z = 1. PC - PC+s											2	3		If condition is met.
	IR NZ, e	If Z = 1. continue	•	٠	x	•	X	٠	•	•	00 100 000 - e-2 -	20	2	2		If condition not met
		1: 2 + 0, PC - PC+e											2	3		It condition is met
	JP (HL)	PC - HL	٠	•			X	•	•	•	11 (0) 001		l -	l -	4	
	JP (EX)	PC - IX	•	٠	Х	•	X	•	•	•	11 012 101	DD.	2	2	8	

CALL cc, nn I condition	2 2 3	8	
DINZ		8	
Second S	3		If B = 0.
NOTE: - represents the streamon in the mixture addressed professor 120 1	3		
** is a signed from the configuration number on the manger of -128, 129 > ** 12 in the success process as selected of a selected		13	If B ≠ 0.
### Call and Return Group Call and Return Group Call co, nn GP-1) - PCH			
CALL cc, nn Recordition cc is false continue, co			
CALL oc, nn	5	17	
Cot Islane			
Continue, cont	3	10	if com laise.
CALL nn RET PCL = (SP) PCH = (SP+1) RET cc ccondition x x x x x x x x x	5	17	II oc is true.
RET cc			
RET C	3	10	
Countries Coun	1	5	If cc is false.
SETI Return from	3	11	li co ii true.
RETI Return from interrupt	•	*	cc Condition
RETN1			000 N2 non-zero 601 Z zero
RETN¹ Rerum increment one-manicable interrupt one-mani	4	14	010 NC non-carry 011 C carry
NOTE: 'RETN loads FF2 - FF1	4	14	100 PO parity odd 101 PE parity even
SP-2) - PC PC			110 P sign positive 111 M sign negative
No. No.	3	11.	4 p H00 000
Input and IN A, (a) A + (a) A + (b) F - (C)			091 09H
Input and IN A, (a) A + (a) A + (b) IN Z, (C) IN Z			010 10H 011 18H
Input and IN A, (a) A + (a) A + (b) IN I, (C) IN I			100 20H 101 28H
Input and IN A, (a) A + (a) A + (b) IN I, (C) IN I			110 30H 111 36H
Output Group IN r. (C) r − (C) si c = 110 only the fleque will be effected j i x j x p e + 11 101 101 ED 2 2 IN1 (HL) − (C) B − B − 1 HL − HL + 1 x i x x x x x i + 11 101 101 ED 2 10 100 010 A2 INIR (HL) − (C) K I X X X X X I + 11 101 101 ED 2 2 B − B − 1 HL − HL + 1 Repeat until B = 0 x i x x x x x i + 11 101 101 ED 2 2 IND (HL) − (C) B − B − 1 HL − HL − 1 Repeat until B = 0 x i x x x x x i + 11 101 101 ED 2 10 101 010 AA HL − HL − 1 Repeat until B − B − 1 HL − HL − 1 Repeat until B = 0 CUT (n). A (n) ← A			
IN z, (C)	3	11	n to An - A7 Acc. to A8 - A15
IN1	3	12	C to Aq - A7 B to Ag - A ₃₅
INI (HL) - (C)			- m ung - m/2
HI HI_ + 1	4	16	C to A ₀ ~ A ₇
B - B - 1		٠.	B to Ag ~ A15
Repeat until B = 0	5 (NB≠0		C to A ₀ - A ₇ B to A ₈ - A ₁₅
IND (HL) + (C)	4 {ii B ≠ 0	16 16	
S - B - 1			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4	16	C to Ao ~ A7 B to Ag ~ A15
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	5	21	C to An - A?
Repeat unlit	(HB≠0		8 to Ag - A ₁₅
OUT (C). r (C) = r · x · x · x · · · 11 010 011 ED 2 OUT (C). r (C) = r · · x · x · x · · · 11 101 101 ED 2 OUT (C). r (C) = (HL)	(11 B = 0		
OUT (C), r (C) = r + * * * * * * * * * * 11 101 101 ED 2 OUTI (C) = (HL)	3	11	n to Ag ~ Ag Acc. to As ~ Als
OUTI (C) - (HL) X 1 X X X 1 + 11 tol 101 ED 2 B - B - 1 10 100 D11 A3	3	12	C to A ₀ ~ A ₇
B B - 1 10 100 DIL A3			B to Ag - A[5
	4	16	C to Ag - Ay B to Ag - Ats
OTIR (C) = (HL) $X + X + X + X + 1 = 11 iot lot ED = 2$. 5	21	C to Ag ~ A7
B - B - 1 HL - HL + 1 2	(IIB≠0 4	16	B to Ag - Als
Repeat บุญไร] B = 0	(If B = 0		
OUTD (C) - (HL) X X X X 1 • 11 101 101 ED 2	4	16	C to An - A7
B - B - 1 10 101 011 AB HL - HL - 1			B to A8 - A15

Continued) OTDA (C) - (HL) . X 1 X X X X 1 * 11 101 16; ED 2 5 21 C to Aq - Aq B - B - B - 1 10 111 91 (H B ≠ 0) B to AB - A15 HL + HL - 1 2 4 16 Report until B = 0	Output Group	Mnomonic	Symbol Operation		5	z		F le	s Çîni	P/¥	ж 4	Opcode 76 543 210 Hex		No.of M Cycles			Commen	14
Department S Z N P PV N C Comment	Continued)	OTDR	B — B − 1 HL ← HL − I Repeat until		. ж	1	X	X	х	X	ı			(i) B≠0 4	16		C to A ₀ - A ₇ B to A ₈ - A ₁₉	\$
ADD A. * ADC A. * SUB SEC A. * CP is NBG	Summary of	Instruction	··· • · · · •	D ₇ S	z		н		P/Y	N	D ₀	Comments						
ARD * CR * XCR * 1 1 X 1 X P 0 0 0 Lodged operations NCC * 1 1 X 1 X V 0 0 * Bett increment. NCC * 1 1 X 1 X V 0 0 * Bett increment. ADO DD. * * * * * * * * * * * * * * * * * *	_ •		OC A. s			Х		X	v		_		b carry.					
Note Note			A, a. CP a; NEG	1		Х		Х	Ρ				act with	carry, coi	mpare	and ne	agate accumula	tor
DEC				1							0 /							
ADC HL w SSC HL, w RLA, RICA, RRA, RRCA I I X X X Y V I I It is be add with cerry. RCA, RRA, RRCA RRCA RLA, RICA, RRA, RRCA RLA, RICA, RRA, RRCA RLA, RICA, RRA, RRCA RLA, RICA, RRA, RRCA RLA, RICA, RRA, RRCA RLA, RICA, RRA, RRCA RLA, RICA, RRA, RRCA RLA, RRA, RRCA RLA, RRA, RRCA RLA, RRA, RRCA RLA, RCCA, RRA, RRCA RLA, RRA, RRCA RLA, RCCA, RRA, RRCCA RLA, RCCA, RRA, RCCA RLA, RCCA, RRA, RRCCA RRCCA, RRA, RCCA RRCCA, RRA, RRCCA RRCCA, RR		DEC s		į	t	X	i	Х	V	1		8-bit decrement.						
## RLA. RICA. RRA. #RCA * X 0 X * 0 1 Rotate and shall locations. ## RRC m; SLA m; ## RRC m; SLA		ADC HL. sa		-	1	X	Х	х	¥	ò	i	16-bit add with carry						
RRC m: SIA m: SRA m: SRA m: SRA m: RLD: RRD 1		RLA, BLCA, S			•	Х	0	Х	•	0	-	Rotate accumulator						
RLD: RRD DAA 1				t	•	Х	0	X	Р	0	i	Rotate and shift loce	lions.					
DAA CPL CPL CPL CPL CPL CPL CPL C		SRA m; SRI		,		x	0	¥	P	0		Horate digni left and	riaht					
SCF OCP NY (C) NY (DAA		1	1	х		X	Þ	٠	1	Decimal adjust accur	mulator					
New Column New York New Yo		SCF		•	•	X	Ð	X	•	ò	-	Set carry.	Jianor.					
iNR: INDR: OTR: OTR: OTR		IN r (C)				X	Ð.	X	Þ				ct.					
LDI, LDB				X							:}	Block input and outy	out. Z =	OilB≠	0 othe	rwise :	2 • 0	
CPI: CPIB: CPD: CPDR X 1 X X X 1 : * Block search instructions. Z = 1 if A * (BL), otherwise Z = 0. P. V = 1 if BC * 0 otherwise PV * 0. LD A. I. LD A. B.		LDI; LDD		X	X	Х	0	Х	4		:}	Block transfer tastru	aliens. P	√V = 1 π ⁶	BC ≠	(), ath	nerwise P·V = ().
Symbolic Symbol Operation Symbol Operation Symbol Sy			PD: CPDR			x					•				- (HL)	, othe	rwise Z = Q. P.	V =
Symbolic Notation Sign flag. S = 1 if the MSB of the result is 1. Zero flag. Z = 1 if the result of the operation is 0. P/V Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations aftect this flag with the overflow of the result. If P/V holds parity, P/V = 1 if the result of the operation is even, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow. H Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format. C Carry/Link flag. C = 1 it the operation produced Symbol The flag is affected according to the result of the operation. The flag is sunchanged by the operation. The flag is reset by the operation. The flag is sunchanged by the operation. The flag is reset by the operation. The flag is unchanged by the operation. The flag is unchanged by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is unchanged in the profice and is set			, R		į	X					:	The content of the in	terrupt :	enable tig				e P/V Hag
Sign flag. S = 1 if the MSB of the result is 1. Zero flag. Z = 1 if the result of the operation is 0. P/V Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result white arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow. H Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. C Carry/Link flag. C = 1 if the previous operation is 0. The flag is affected according to the operation. The flag is necked according to the operation. The flag is necked according to the operation. The flag is necked by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is necked by the operation. The flag is reset by the operation. The flag is necked by the operation. The flag is reset by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is necked by the operation. The flag is neckel by the operation. The flag is neckel by the operation. The flag is neckel by th	 		 	^		^				,	_	The state of DJ C 241	LC BIIOSI	s is copie	C IIIIC	ine L.		
Z Zero flag, Z = 1 if the result of the operation is 0. P/V Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = 1 if the result of the operation is even, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow. Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format. C Carry/Link flag. C = 1 if the operation produced operation. The flag is reset by the operation. The flag	•		Sign flag S =					the	rati	l+ io	- i	Symbol	The f	lan is a	fecte			ne result of th
(V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = V pv flug affected according to the overflow result is odd. If P/V holds overflow, P/V = 0 if result of the operation produced an overflow. Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format. C Carry/Link flag. C = 1 if the operation produced The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is reset by the operation. The flag is set by the operation. The flag is of "too flag is set by the operation. The flag is event pare if the part work of the operation. PvV flag affected according to the overflow of the operation. Any one of the CPU registers A, B, C, D, E, H, Any 6-bit location for all the addressing modes allowed for that instruction. Any one of the CPU registers A, B, C, D, E, H, Any 6-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for that instruction. Any one of the cPU registers A, B, C, D, E, H, Any 6-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit value in range < 0,	40idilon											· 0.		-				
this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = V if the result of the operation is even, P/V = 0 of result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow. Healf-carry flag. He = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. Next Add/Subtract flag. Next = 1 if the previous operation was a subtract. Heal Next Heal Next Heal Next Heal Heal Next Heal Heal Heal Heal Heal Heal Heal Heal																		ation.
arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = V P/V flag affected according to the overflow result is odd. If P/V holds overflow, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 ii P/V flag affected according to the parity result the result of the operation produced an overflow. Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. C Carry/Link flag. C = 1 it the operation produced I the flag is a "don't care." P/V flag affected according to the overflow result the operation. Any one of the CPU registers A, B, C, D, E, H, Any 8-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing mode allowed for the two index registers IX or IY. Betresh counter. B-bit value in range < 0, 65535 > .											s atte							
I if the result of the operation is even, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 ii the result of the operation produced an overflow. Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. C Carry/Link flag. C = 1 if the operation produced											he	X						
result is odd. If P/V holds overflow, P/V = 1 ii the result of the operation produced an overflow. Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. C Carry/Link flag. C = 1 if the operation produced P/V flag affected according to the parity result the operation. Any one of the CPU registers A, B, C, D, E, H, Any 8-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for that instruction. Any one of the two index registers IX or IY. Refresh counter. B-bit value in range < 0, 65535 > .														-		acco	rding to the	overflow resu
the result of the operation produced an overflow. Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N Hand N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction with gacked BCD format following packed BCD format. C Carry/Link flag. C = 1 if the operation produced the operation. Any one of the CPU registers A, B, C, D, E, H, Any 8-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing mode allowed for that instruction. Any 16-bit location for all the addressing mode allowed for that instruction. Any one of the CPU registers A, B, C, D, E, H, Any 8-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for that instruction. Any one of the CPU registers A, B, C, D, E, H, Any 8-bit location for all the addressing modes allowed for that instruction. Any 16-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for the particular instruction.																accor	ding to the	parity result o
operation produced a carry into or borrow from bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. C Carry/Link flag. C = 1 if the operation produced Any 8-bit location for all the addressing modes allowed for that instruction. Any 9-bit location for all the addressing modes allowed for that instruction. Any one of the two index registers IX or IY. Refresh counter. 8-bit value in range < 0, 255 > . 16-bit value in range < 0, 65535 > .														-				. ,
bit 4 of the accumulator. N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. C Carry/Link flag. C = 1 if the previous operation supports on the two index registers IX or IY. Betresh counter.																		
N Add/Subtract flag. N = 1 if the previous operation was a subtract. H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. C Carry/Link flag. C = 1 if the operation produced Any 16-bit location for all the addressing mode allowed for that instruction. Any one of the two index registers IX or IY. Refresh counter. 8-bit value in range < 0, 255 > . 16-bit value in range < 0, 65535 > .							mte) OF	DO	rrow	trot	n 5						
H & N H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. C Carry/Link flag. C = 1 it the operation produced Any one of the two index registers IX or IY. Refresh counter. By bit value in range < 0, 255 > . 16-bit value in range < 0, 65535 > .							the	pr	evic	515 C	рега	o- SS	Any!	!6∙bit k	catio	n for	ail the add	
decimal adjust instruction (DAA) to properly correct the result into packed BCD format following nor subtraction using operands with packed BCD format. C Carry/Link flag. C = 1 it the operation produced																		יע וע
rect the result into packed BCD format following in addition or subtraction using operands with in in addition or subtraction using operands with in in addition or subtraction using operands with in in 16-bit value in range < 0, 65535 > Carry/Link flag. C = 1 if the operation produced																o mç	ex registers	IX of II.
packed BCD format. C Carry/Link flag. C = 1 if the operation produced													8-bit	value ir	rand			
Carry/Link flag. C = 1 if the operation produced						ısın	g of	oera	nds	wit	h	nn	l6-bit	value	in rar	ige •	(0 , 65535 ;	> .
						it th	1e o	pera	atio	ח דסר	oduo	red						
		-																
														-				

Pin Descriptions

A₀-A₁₅. Address Bus (output, active High, 3-state). A₀-A₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

BUSACK. Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

D₀-D₇. Data Bus (input/output, active High, 3-state). D₀-D₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.

IORQ. Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with MI during an interrupt acknowledge cycle to indicate that an interrupt response vector can be

placed on the data bus.

MI. Machine Cycle One (output, active Low). MI, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. MI, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. Non-Maskable Interrupt (input, active Low). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. Memory Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

WAIT. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

WR. Memory Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

CPU Timing

The Z80 CPU executes instructions by proceeding through a specific sequence of operations:


- Memory read or write
- I/O device read or write
- Interrupt acknowledge

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. The falling edge of MREQ can be used directly as a Chip Enable to dynamic memories. When active, RD indicates that the memory data can be enabled onto the CPU

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

data bus.

The CPU samples the WATT input with the rising edge of clock state T3. During clock states T3 and T4 of an M1 cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE: $T_{\mathbf{w}}$ -Wait cycle added when necessary for slow and thany devices.

Figure 5. Instruction Opcode Fetch

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch $(\overline{M1})$ cycle. The \overline{MREQ} and \overline{RD} signals function exactly as in the fetch cycle. In a memory write cycle, \overline{MREQ} also becomes active when the address

bus is stable, so that it can be used directly as a Chip Enable for dynamic memories. The \overline{WR} line is active when the data bus is stable, so that it can be used directly as an R/\overline{W} pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically

inserts a single Wait state (T_w) . This extra Wait state allows sufficient time for an I/O port to decode the address and the port address lines.




NOTE: $T_{\mathbf{w}^{\perp}} = \text{One Wait cycle automatically inserted by CPU.}$

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special $\overline{\rm Ml}$ cycle is generated.

During this $\overline{M1}$ cycle, \overline{IORQ} becomes active (instead of \overline{MREQ}) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.



NOTE: 1) T_L = Last state of previous instruction.


2) Two Wart cycles automatically inserted by CPU(*).

Figure 8. Interrupt Request/Acknowledge Cycle

Non-Maskable Interrupt Request Cycle.

NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to

that of a normal memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the $\overline{\text{NMI}}$ service routine located at address 0066H (Figure 9).




*Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge

must occur no later than the rising edge of the clock cycle preceding $T_{\rm LAST}$.

Figure 9. Non-Maskable Interrupt Request Operation

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR

lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.




NOTE: TL= Last state of any M cycle.

Tx = An arbitrary clock cycle used by requesting device.

Figure 10. Bus Request/Acknowledge Cycle

Halt Acknowledge Cycle. When the CPU receives a \overline{HALT} instruction, it executes NOP states until either an \overline{INT} or \overline{NMI} input is

received. When in the Halt state, the \overline{HALT} output is active and remains so until an interrupt is processed (Figure 11).



NOTE: INT will also force a Halt exit.

See note. Figure 9.

Figure 11. Halt Acknowledge Cycle

Reset Cycle. RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes

inactive, two internal T cycles are consumed before the CPU resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be to location 0000 (Figure 12).




Figure 12. Reset Cycle

				- One	CPU	Z90A	ODI	man**	
1	Number	Symbol	Parameter	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
-	1	TcC	Clock Cycle Time	400*		250°		165*	
	2	TwCh	Clock Pulse Width (High)	180*		110*		65*	
	3	TwCl	Clock Pulse Width (Low)	180	2000	110	2000	65	2000
	4	TfC	Clock Fall Time	_	30	_	30	-	20
	5 —	TrC —	Clock Rise Time		— 30 —		— 30 —		— 20
	6	TdCr(A)	Clock 1 to Address Valid Delay		145		110	_	90
	7	TdA(MREQI)	Address Valid to MREQ 1 Delay	125*	_	65⁺	_	35*	-
	8	TdCf(MREQf)	Clock I to MREQ I Delay	_	100	_	85	_	70
	9	TdCr(MREQr)	Clock 1 to MREQ 1 Delay		100		85	_	70
	10 -	TwMREQh	MREQ Pulse Width (High)	— 1 70 °		110*-		— 65°	
	11	TwMREQ1	MREQ Pulse Width (Low)	360*		220*	_	135*	_
	12	TdCf(MREQr)	Clock I to MREQ ! Delay		100	-	85	_	70
	13	TdCf(RDf)	Clock I to RD Delay		130	_	95		80
	14	TdCr(RDr)	Clock † to RD Delay	-	100	-	85	_	70
	15	TsD(Cr)	Data Setup Time to Clock !			 35 			
	16	ThD(RDr)	Data Hold Time to RD 1		0	_	0		
	17	TsWAIT(Cf)	WAIT Setup Time to Clock I	70	_	70	_	60	_
	18	ThWAIT(Cf)	WAIT Hold Time after Clock 1	_	0	_	0		
	19	TdCr(M1f)	Clock 1 to MI Delay	_	130	_	100	-	8
	20	TdCr(M1r)	Clock 1 to M1 1 Delay		— 1 3 0 —		- 100 -		— 8I
	21	TdCr(RFSHf)	Clock to RFSH Delay		180	-	130	_	110
	22	TdCr(RFSHr)	Clock I to RESH I Delay	_	150		120	_	10
	23	TdCf(RDr)	Clock I to RD Delay	_	110	_	85	_	70
	24	TdCr(RDf)	Clock I to RD ↓ Delay		100	_	85		7
	25	TsD(Cf)	Data Setup to Clock 4 during — M ₂ , M ₃ , M ₄ or M ₅ Cycles	— 60 -		— 50 -			
	26	TdA(IORQf)	Address Stable prior to IORQ 1	320*		180*		110*	_
	27	TdCr(iORQf)	Clock 1 to IORQ 1 Delay	_	90	_	75	_	6
	28	TdCf(IORQr)	Clock I to IORQ 1 Delay	-	110		85		7
	29	TdD(WRf)	Data Stable prior to WR 4	190*	-	80*	_	25*	-
	30	TdCf(WRf)	Clock I to WR Delay		— 90 —		— 80 —		 7
	31	TwWR	WR Pulse Width	360*		220*	_	135*	_
	32	TdCf(WRr)	Clock I to WR Delay		100	_	80	_	7
	33	TdD(WRf)	Data Stable prior to WR	20*	-	-10*	-	-55*	_
	34	TdCr(WRf)	Clock 1 to WR ! Delay	_	80	_	65	_	6
	35 —	-TdWRr(D)	Data Stable from WR t	— 120°		60*-		30*	
	36	TdCf(HALT)	Clock to HALT 1 or	_	300	_	300	_	26
	37	TwNMI	NMI Pulse Width	80		80	_	70	_
	38	TsBUSREQ(Cr)	BUSREQ Setup Time to Clock 1	80	_	50	_	50	_

^{*}For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page.

Number	Symbol	Parameter	Z80 (Min (ns)	CPU Max (215)	Z80A Min (ns)	CPU Max (ns)	Z80B Min (ns)	CPU Mox (ns)
39	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock I	0	_	0	_	0	
40 —	-TdCr(BUSACKi)-	-Clock 1 to BUSACK Delay		- 120 -		- 100 -		— 90
41	TdCf(BUSACKr)	Clock I to BUSACK I Delay	_	110	_	100		90
42	TdCr(Dz)	Clock 1 to Data Float Delay	_	90	_	90		80
4 3	TdCr(CTz)	Clock 1 to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)	-	110	_	80	_	70
44	TdCr(Az)	Clock 1 to Address Float Delay	_	110	_	90	_	80
45 —	TdCTr(A)	- Address Stable after MREQ 1, IORQ 1, RD 1, and WR 1	- 160*		80*		35*·	
46	TsRESET(Cr)	RESET to Clock 1 Setup Time	90	_	60	_	60	_
47	ThRESET(Cr)	RESET to Clock 1 Hold Time	-	0	_	0	_	0
48	TslNTf(Cr)	INT to Clock † Setup Time	80	_	80	_	70	_
49	ThiNTr(Cr)	INT to Clock 1 Hold Time	_	0	_	0	_	0
50	- TdM1f(IORQf) —	• MI I to IORQ I Delay ———	- 920*				365*	
51	TdCf(IORQf)	Clock ↓ to IORQ Delay	_	110		85	_	70
52	TdCf(IORQr)	Clock 1 to IORQ 1 Delay	_	100	_	85	_	70
53	TdCf(D)	Clock I to Data Valid Delay	_	230	_	150	_	130

^{*}For clock periods other than the minimums shown in the table, calculate parameters using the following expressions. Calculated values above assumed TrC \approx TiC \approx 20 ns.

Footnotes to AC Characteristics

Number	Symbol	Z80	280A	Z80B
1	TcC	TwCh + TwCl + TrC + TIC	TwCh + TwCi + TrC + TfC	TwCh + TwCl + TrC + TiC
2	TwCh	Although static by design, TwCh of greater than 200 μs is not guaranteed	Although static by design, TwCh of greater than 200 µs is not guaranteed	Although static by design, TwCh of greater than 200 μs is not guaranteed
7	TdA(MREQI) -	*TwCh + TIC - 75	- TwCh + T/C - 65	- TwCh + TIC - 50
10	TwMREQh	TwCh + TiC - 30	TwCh + TfC - 20	TwCh + TIC - 20
11	TwMREQI	TcC - 40	TcC - 30	TcC - 30
26	TdA(1ORQf)	TcC - 80	TcC - 70	TcC - 55
29	TdD(WRI)	TeC - 210	TcC - 170	TcC - 140
31	TwWR	TcC - 40	TcC - 30	- TcC - 30
33	TdD(WRi)	TwCl + TrC - 180	TwCl + TrC - 140	TwCl + TrC - 140
35	TdWRr(D)	TwC1 + TrC - 80	TwCl + TrC - 70	TwC1 + TrC - 55
45	TdCTr(A)	TwC1 + TrC - 40	TwCl + TrC - 50	TwCl + TrC - 50
50	TdM1f(IORQf)	2TcC + TwCh + TIC - 80	2TcC + TwCh + TIC - 65	2TcC + TwCh + TtC - 50

AC Test Conditions:

VIH = 2.0 V

VIL = 0.8 V

VIHC = VCC -0.6 V

VILC = 0.45 V

V_{OH} = 2.0 V V_{OL} = 0.8 V FLOAT = ±0.5 V

Absolute Maximum Ratings

Storage Temperature.....-65°C to +150°C Temperature

under Bias Specified operating range Voltages on all inputs and

 Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

■ 0°C to +70°C, +4.75 V \leq V_{CC} \leq +5.25 V

■ -40°C to +85°C, +4.75 V ≤ V_{CC} ≤ +5.25 V

■ -55°C to +125°C, +4.5 V \leq V_{CC} \leq +5.5 V All ac parameters assume a load capacitance of 50 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.



DC	Symbol	Parameter	Min	Max	Unit	Test Condition
Character- istics	V _{ILC}	Clock Input Low Voltage	-0.3	0.45	v	-
	\mathbf{v}_{rHC}	Clock Input High Voltage	V _{CC} 6	V _{CC} + .3	V	
	v_{IL}	Input Low Voltage	-0.3	0.8	v	
	$\mathbf{v}_{^{\mathrm{IH}}}$	Input High Voltage	2.0	v_{cc}	V	
	v_{ol}	Output Low Voltage		0.4	V	$I_{OL} = 1.8 \text{ mÅ}$
	v_{oh}	Output High Voltage	2.4		V	$I_{OH} = -250 \mu A$
	I _{CC}	Power Supply Current 280 280 A 280 B		150 ¹ 200 ² 200	mA mA mA	
	I_{L1}	Input Leakage Current		10	μA	$V_{IN} = 0$ to V_{CC}
	I_{LEAK}	3-State Output Leakage Current in Float	-10	103	μA	$V_{OUT} = 0.4 \text{ to } V_{OUT}$

For military grade parts, I_{CC} is 200 mA.
 Typical rate for 280A is 90 mA.

Capacitance

Symbol	Parameter	Min	Мах	Unit	Note
C _{CLOCK}	Clock Capacitance		35	рF	
CIN	Input Capacitance		5	рF	Unmeasured pins returned to ground
COUT	Output Capacitance		10	рF	telatived to dioatia

TA = 25°C.1 = 1 MHz.

^{3.} A₁₅-A₀, D₇-D₀, MREQ, IORQ, RD, and WR.

rdering formation	Product Number	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
	28400	CE	2.5 MHz	Z80 CPU (40-pin)	Z8400A	DE	4.0 MHz	Z80A CPU (40-pin
	28400	CM	2.5 MHz	Same as above	Z8400A	DS	4.0 MHz	Same as above
	Z8400	СМВ	2.5 MHz	Same as above	Z8400A	PE	4.0 MHz	Same as above
	Z8400	CS	2.5 MHz	Same as above	Z8400A	PS	4.0 MHz	Same as above
	Z84 00	DE	2.5 MHz	Same as above	Z8400B	CE	6.0 MHz	Z80B CPU (40-pin)
	Z8400	DS	2.5 MHz	Same as above	Z8400B	СМ	6.0 MHz	Same as above
	28400	PE	2.5 MHz	Same as above	Z8400B	СМВ	6.0 MHz	Same as above
	Z84 00	PS	2.5 MHz	Same as above	28400B	CS	6.0 MHz	Same as above
	Z8400A	CE	4.0 MHz	Z80A CPU (40-pin)	Z8400B	DE	6.0 MHz	Same as above
	Z8400A	CM	4.0 MHz	Same as above	Z8400B	DS	6.0 MHz	Same as above
	Z8400A	CMB	4.0 MHz	Same as above	Z8400B	PE	6.0 MHz	Same as above
	Z8400A	CS	4.0 MHz	Same as above	Z8400B	PS	6.0 MHz	Same as above

NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = $\cdot 40^{\circ}$ C to $\cdot 45^{\circ}$ C, M = $\cdot 55^{\circ}$ C to $\cdot 125^{\circ}$ C, MB = $\cdot 55^{\circ}$ C to $\cdot 125^{\circ}$ C with MIL-STD-883 Class B processing, S = $\cdot 10^{\circ}$ C to $\cdot 10^{\circ}$ C.

APPENDIX

8251/8251A USART DATA SHEET



PROGRAMMABLE COMMUNICATION INTERFACES

DESCRIPTION

The μ PD8251 and μ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters (USARTs) are designed for microcomputer systems data communications. The USART is used as a peripheral and is programmed by the 8080A or other processor to communicate in commonly used serial data transmission techniques including IBM Bi-Sync. The USART receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the USART will also accept data characters from the processor in parallel format, convert them to serial format and transmit. The USART will signal the processor when it has completely received or transmitted a character and requires service. Complete USART status including data format errors and control signals such as TxE and SYNDET, is available to the processor at any time.

- FEATURES Asynchronous or Synchronous Operation
 - Asynchronous:

Five 8-Bit Characters Clock Rate - 1, 16 or 64 x Baud Rate **Break Character Generation** Select 1, 1-1/2, or 2 Stop Bits False Start Bit Detector

Automatic Break Detect and Handling (µPD8251A)

Synchronous:

Five 8-Bit Characters

Internal or External Character Synchronization

Automatic Sync Insertion

Single or Double Sync Characters

- Baud Rate (1X Mode) DC to 56K Baud (μPD8251)
 - DC to 64K Baud (µPD8251A)
- Full Duplex, Double Buffered Transmitter and Receiver
- Parity, Overrun and Framing Flags
- Fully Compatible with 8080A/8085/μPD780 (Z80TM)
- All Inputs and Outputs are TTL Compatible
- Single +5 Volt Supply, ±10%
- Separate Device Receive and Transmit TTL Clocks
- 28 Pin Plastic DIP Package
- N-Channel MOS Technology

PIN CONFIGURATION

D> 🗖 28 🗖 🛛 D3 🗖 🖰 27 D D₀ вър 🗖 з 76 🗖 ∨_{CC} GND 🗖 25 🗖 🖪 xC D₄ 🔲 5 24 | OTR 23 🗖 ATS D₅ 🗖 6 μPD. D6 🗖 7 8251/ 22 🗎 ÖŞA 8251A D) 🗖 8 21 🔲 RESET TxC 🛄 9 20 🗖 CŁK WR 🗂 10 19 TKD 18 🗖 T×€ 17 🗀 CTS ೧೯៨ಌ 16 SYNDET (µPD8251) SYNDET/BD (µPD8251A) ŘÖ 🗖 13 H×RDY 🔲 14 15 TKADY

DIN NAMES

D7-D0	Data Bus (8 bris)
Ç/D	Control or Data is to be Written or Read
ĀĎ	Read Data Command
₩A	Write Data or Control Command
CS .	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Résa1 .
TxC	Transmitter Clock (TTL)
TxD	Transmitter Oala
A ₃ C	Receiver Clock (TTL)
ЯхD	Receiver Data
HARDY	Receiver Ready (has character for 8080)
TARDY	Transmitter fleady (ready for char, from 8080)
DSR	Date Set Ready
DTA	Data Terminal Ready
SYNDET	Sync Detect
SYNDET/80	Sync Detect/Break Detect
AT\$	Request to Send Data
CTS .	Clear to Sand Data
TxE	Transmitter Empty
vcc .	45 Volt Supply
GND	Ground

TM: Z80 is a registered trademark of Zilog.

μPD8251/8251A

The μ PD8251 and μ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters are designed specifically for 8080 microcomputer systems but work with most 8-bit processors. Operation of the μ PD8251 and μ PD8251A, like other I/O devices in the 8080 family, are programmed by system software for maximum flexibility.

FUNCTIONAL DESCRIPTION

In the receive mode, the μ PD8251 or μ PD8251A converts incoming serial format data into parallel data and makes certain format checks. In the transmit mode, it formats parallel data into serial form. The device also supplies or removes characters or bits that are unique to the communication format in use. By performing conversion and formatting services automatically, the USART appears to the processor as a simple or "transparent" input or output of byte-oriented parallel data.

The μ PD8251A is an advanced design of the industry standard 8251 USART. It operates with a wide range of microprocessors, including the 8080, 8085, and μ PD780 (Z80TM). The additional features and enhancements of the μ PD8251A over the μ PD8251 are listed below.

μPD8251A FEATURES AND ENHANCEMENTS


- The data paths are double-buffered with separate I/O registers for control, status, Data In and Data Out. This feature simplifies control programming and minimizes processor overhead.
- 2. The Receiver detects and handles "break" automatically in asynchronous operations, which relieves the processor of this task.
- The Receiver is prevented from starting when in "break" state by a refined Rx
 initialization. This also prevents a disconnected USART from causing unwanted
 interrupts.
- 4. When a transmission is concluded the TxD line will always return to the marking state unless SBRK is programmed.
- The Tx Disable command is prevented from halting transmission by the Tx Enable Logic enhancement, until all data previously written has been transmitted. The same logic also prevents the transmitter from turning off in the middle of a word.
- 6. Internal Sync Detect is disabled when External Sync Detect is programmed. An External Sync Detect Status is provided through a flip-flop which clears itself upon a status read.
- 7. The possibility of a false sync detect is minimized by:
 - ensuring that if a double sync character is programmed, the characters be contiquously detected.
 - clearing the Rx register to all Logic 1s (VOH) whenever the Enter Hunt command is issued in Sync mode.
- The RD and WR do not affect the internal operation of the device as long as the μPD8251A is not selected.
- The µPD8251A Status can be read at any time, however, the status update will be inhibited during status read.
- 10. The μPD8251A has enhanced AC and DC characteristics and is free from extraneous glitches, providing higher speed and improved operating margins.
- 11. Baud rate from DC to 64K.

C/D	RD	WR	CS	
0	0	1	0	μPD8251/μPD8251A → Data Bus
0	1	0	0	Data Bus → μPD8251/μPD8251A
1	0	1	0	Status → Data Bus
1	1	0	0	Data Bus → Control
Х	Х	Х	1	Data Bus → 3-State
X	1	1	0	Data priz → 2-2/5/6

TM: Z80 is a registered trademark of Zilog.

BASIC OPERATION

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Storage Temperature -65°C to +125°C

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$

DC CHARACTERISTICS

 $T_a = 0^{\circ} C$ to $70^{\circ} C$; $V_{CC} = 5.0 V \pm 10\%$; GND = 0V.

		LIMITS												
	ŀ		/PD82	51	μΡΟ	8251A								
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	MAX	UNIT.	TEST CONDITIONS						
Input Low Voltage	VIL	-0.5		0.8	0.5	0.8	٧							
Input High Voltage	ViH	2.0		Vcc	2.0	Vcc	V	<u> </u>						
Outside National				2.45			0.45	V	μPD8251: I _{OL} = 1.7 mA					
Output Low Voltage	VOL	ļ 1	1	0.45		0.45	· ·	μPD8251A: 1 _{OL} = 2.2 mA						
Outout Mate Values	∨он	.,		.,	.,	.,					24			μPD8251: I _{OH} = -100 μA
Output High Voltage		2.4			2.4		^	µPD8251A: t _{OH} = -400 µA						
Data Rus Lookaan	Ī			-50		-10		V _{OUT} = 0.45V						
Data Bus Leakage	יסר		i	10		10	μA	Your = Yee						
Input Load Current	11£	T		10		10	μА	At 5.5V						
Paus Cusali Cusari			1	700	-			µPD8251A: All Outputs =						
Power Supply Current	1cc		45 8	80		100	mA.	Logic 1						

CAPACITANCE Ta = 25°C: VCC = GND = 0V

	1		LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			10	ρF	fc = 1 MHz
I/O Capacitance	CI/O			20	pF	Unmeasured pins returned to GND

 $T_a\approx 0\,^{\circ}\text{C}$ to $70^{\circ}\,\text{C};\,\text{M}_{CC}\approx 5.0\text{M}\times 10\%;\,\text{GND}\approx 9\text{M}$


	Į.	LIMITS		LTS	(S		I	
	SYMBOL	μPD8251		µ₽D8215A			TEST	
PARAMETER		MIN	MAX	MIN	MAX	UNIT	CONDITIONS	
		AE	AD				•	
Address Stable before READ, (CS, C/D)	tAR.	50		D	f j	rış		
Address Hold Time for READ, ICS, CDI	'RA	5		0		ns		
READ Pulse Width	188	430		250		ns	1	
Data Delay from READ	tRD.		350		200	n5	µРО8251 Ст 100 µР µРО8251A Ст 150 µР	
READ to Opia Proating	†DF	75	700	10	100	ns	μPD8251 C _L 100 μF	
······································	<u> </u>	WR.	ITE					
Address Stable before WRITE	¹AW	20		0		O)	<u> </u>	
Address Hold Time to: WRITE	(WA	20	 -	0		ns.		
WRITE Pulse Wight	'ww	400	 	250		ns		
Data Set Up Time for WRITE	¹DW	200	† · · · · · ·	150	1	ns		
Data Hold Time for WAITE	iwo	40	1	0		nş		
Recovery Time Between WRITES 2	iav.	6	ļ	6		icv		
		OTHER	TIMING					
Clock Period (3)	1CY	0 420		0.32	1 35	u.S		
Clack Pulse Width High	'ow	220	0.71CY	120	1CY 90	ns		
Clock Pulse Width Low	'ow	 		90	10,7 7	715		
Clock Rise and Fall Time	18.1E	٥	50	5	20	715		
TxD Delay from Falling Edge of TxC	¹pT×		1	- -		45		
Ax Data Ser Up Time to Sampling Pulse	'SRx			2		n2	µPDB251 CL - 100 pF	
Rix Data Hold Time to Sampling Pulse	THRS	2	 	2		μ5	2.0025. 0[.002.	
Transmitter Input Clock Frequency	17.			 				
1X Baud Rate 16X Baud Rate	'-	DC	56		64	kH2		
64× Baud Rate	1	DC	520 520		310 615	kH2		
Transmitter Input Clock Pulse Width	1TPW	-			015	102		
1X Baud Pale	1 .1540	12		12		1CY		
16X and 54X Baud Rate	ļ	1		7		1CV		
Transmitter Input Clock Purse Celay 1X Baud Rate	'TPO	15		15				
16X and 64X Baud Rate	}	3		3		¹ CY		
Receiver Input Clock Frequency	¹R.	 	 -			<u> </u>		
1X Baud Rare 15X Baud Rate	1	DC DC	56 520		64	€H2		
64X Baum Rate	1	00	520		310 615	kH2		
Receiver Input Clock Pulse Width	'RPW				· · · ·		· · · ·	
1X Band Rate 16X and 64X Band Rate	1	12	L	12		tey	·	
Receiver Imput Clock Pulse Delay	├	1		1	ļ	'Ç.∀		
1X Bauri Rate	1RPD	15		15	1	¹CY		
16X and 64X Baud Pate		3		3		1CY		
TARDY Delay from Center of Data Bit	Ψ×		16		8	¹CY	⊾PD8251 C ₁ 50 µF	
RxRDY Delay from Center of Data Bir	'H×		20		24	4CY		
Internal SYNDEF Delay Isom Center of Data Bir	115		25		24	ţCY		
External SYNDET Set Up Time before atling Edge of RxC	165		16		16	¹ CY	,	
TXEMPTY Delay from Center of Oata Bit	1T x E		16		20	1C Y	µPD8251 Cլ 50 pF	
Contro: Delay from Ausing Edge of NRITE ITXE, DTR RTSI	¹wc		16		8	icy		
Control to READ Set Up Time IDSR (TS)	tCR		16		20	(CY		

- Notes 1 AC timings measured at VOH = 20, VOL = 0.8, and with load circuit of Figure 1.

 This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TXRDY > 1.
 - (3) The TxC and RxC frequencies have the following limitations with respect to CLK.


 For 1X Baud Rate, f_{Tx} or f_{Rx} ≤ 1/(30 f_{CY}).

 For 16X and 64X Baud Rate, f_{TX} or f_{Rx} ≤ 1/45 1_{CY}).
 - (4) Reset Pulse Width = 6 tgy minimum





Typical Δ Output Delay Versus A Capacitance (pF)

TIMING WAVEFORM




SYSTEM CLOCK INPUT






RECEIVER CLOCK AND DATA




WRITE DATA CYCLE (PROCESSOR → USART)




READ DATA CYCLE (PROCESSOR + USART)

μPD8251/8251A




TIMING WAVEFORM (CONT.)

WRITE CONTROL OR OUTPUT PORT CYCLE (PROCESSOR → USART)



READ CONTROL OR INPUT PORT CYCLE (PROCESSOR ← USART)


- NOTES: 1 TWC Includes the response timing of a control byte
 - 2 Ton Includes the effect of CTS on the TxENBL circuitry




TRANSMITTER CONTROL AND FLAG TIMING (ASYNC MODE)

μPD8251/8251A

TIMING WAVEFORM (CONT.)




RECEIVER CONTROL AND FLAG TIMING (ASYNC MODE)



EXAMPLE FORMAT + 5 BIT CHARACTER WITH PARITY AND 2 SYNC CHARACTERS.

TRANSMITTER CONTROL AND FLAG TIMING (SYNC MODE)



RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)

Notes: ① Internal sync, 2 sync characters, 5 bits, with parity, ② External sync, 5 bits, with parity.

	Р	· IN	
NO.	SYMBOL	NAME	FUNCTION
1, 2, 27, 28 5 – 8	D ₇ – D ₀	Data Bus Buffer	An 8-bit, 3-state bi-directional buffer used to interface the USART to the processor data bus. Data is transmitted or received by the buffer in response to input/output or Read/Write instructions from the processor. The Data Bus Buffer also transfers Control words, Command words, and Status.
26	vcc	VCC Supply Voltage	+5 volt supply
. 4	GND	Ground	Ground
	Read/Write	e Control Logic	This logic block accepts inputs from the pro- cessor Control Bus and generates control signals for overall USART operation. The Mode Instruction and Command Instruction registers that store the control formats for device func- tional definition are located in the Read/ Write Control Logic.
21	RESET	Reset	A "one" on this input forces the USART into the "Idle" mode where it will remain until reinitialized with a new set of control words. Minimum RESET pulse width is 6 toy.
20	CLK	Clock Pulse	The CLK input provides for internal device timing and is usually connected to the Phase 2 (TTL) output of the µPB8224 Clock Generator. External inputs and outputs are not referenced to CLK, but the CLK frequency must be at least 30 times the Receiver or Transmitter clocks in the synchronous mode and 4.5 times for the asynchronous mode.
10	WA	Write Data	A "zero" on this input instructs the USART to accept the data or control word which the processor is writing out on the data bus.
13	RD	Read Data	A "zero" on this input instructs the USART to place the data or status information onto the Data Bus for the processor to read.
12	C/Ď	Control/Data	The Control/Data input, in conjunction with the WR and RD inputs, informs the USART to accept or provide either a data character, control word or status information via the Data Bus. 0 = Data; 1 = Control.
11	<u>cs</u>	Chip Select	A "zero" on this input enables the USART to read from or write to the processor.
	Mode	em Control	The µPD8251 and µPD8251 A have a set of control inputs and outputs which may be used to simplify the interface to a Modem.
22	DSR	Data Set Ready	The Data Set Ready input can be tested by the processor via Status information. The DSR input is normally used to test Modem Data Set Ready condition.
24	DTR	Data Terminal Ready	The Data Terminal Ready output can be controlled via the Command word. The DTR output is normally used to drive Modern Data Terminal Ready or Rate Select lines.
23	ŘŤŠ	Request to Send	The Request to Send output can be controlled via the Command word. The RTS output is normally used to drive the Modern Request to Send line.
17	ĈTS	Clear to Send	A "zero" on the Clear to Send input enables the USART to transmit serial data if the TxEN bit in the Command Instruction register is enabled (one).


TRANSMIT BUFFER

The Transmit Buffer receives parallel data from the Data Bus Buffer via the internal data bus, converts parallel to serial data, inserts the necessary characters or bits needed for the programmed communication format and outputs composite serial data on the TxD pin.

PIN IDENTIFICATION (CONT.)

		PIN	
NO.	SYMBOL	NAME	FUNCTION
	Transmit Control Logic		The Transmit Control Logic accepts and outputs all external and internal signals necessary for serial data transmission.
15	T×ROY	Transmitter Ready	Transmitter Ready signals the processor that the transmitter is ready to accept a data character. TxRDY can be used as an interrupt or may be tested through the Status information for polled operation. Loading a character from the processor automatically resets TxRDY, on the leading edge.
18	TxE	Transmitter Empty	The Transmitter Empty output signals the processor that the USART has no further characters to transmit. TxE is automatically reset upon receiving a data character from the processor. In half-duplex, TxE can be used to signal end of a transmission and request the processor to "turn the line around." The TxEn bit in the command instruction does not effect TxE. In the Synchronous mode, a "one" on this output indicates that a Sync character or characters are about to be automatically transmitted as "fillers" because the next data character has not been loaded.
9	ŤxĊ	Transmitter Clock	The Transmitter Clock controls the serial character transmission rate. In the Asynchronous mode, the TxC frequency is a multiple of the actual Baud Rate. Two bits of the Mode Instruction select the multiple to be 1x, 16x, or 64x the Baud Rate. In the Synchronous mode, the TxC frequency is automatically selected to equal the actual Baud Rate. Note that for both Synchronous and Asynchronous modes, serial data is shifted out of the USART by the falling edge of TxC.
19	TxD	Transmitter Data	The Transmit Control Logic outputs the composite serial data stream on this pin.

μPD8251 AND μPD8251A INTERFACE TO 8080 STANDARD SYSTEM BUS



RECEIVE BUFFER

The Receive Buffer accepts serial data input at the $\overline{\text{RxD}}$ pin and converts the data from serial to parallel format. Bits or characters required for the specific communication technique in use are checked and then an eight-bit "assembled" character is readied for the processor. For communication techniques which require less than eight bits, the μPD8251 and $\mu\text{PD8251A}$ set the extra bits to "zero."

PIN IDENTIFICATION (CONT.)

PIN			FUNCTION
NO.	SYMBOL	NAME	FUNCTION
	Receiver C	ontrol Logic	This block manages all activities related to incoming data.
14	R×RDY	Receiver Ready	The Receiver Ready output indicates that the Receiver Buffer is ready with an "assembled" character for input to the processor. For Polled operation, the processor can check RxRDY using a Status Read or RxRDY can be connected to the processor interrupt structure. Note that reading the character to the processor automatically resets RxRDY.
25	RxC	Receiver Clock	The Réceiver Clock determines the rate at which the incoming character is received. In the Asynchronous mode, the RxC frequency may be 1.16 or 64 times the actual Baud Rate but in the Synchronous mode the RxC frequency must equal the Baud Rate. Two bits in the mode instruction select Asynchronous at 1x, 16x or 64x or Synchronous operation at 1x the Baud Rate. Unlike TxC, data is sampled by the µPD8251 and µPD8251A on the rising edge of RxC.
3	R×D	Receiver Data	A composite serial data stream is received by the Receiver Control Logic on this pin.
16	SYNDET IµPD8251)	Sync Detect	The SYNC Detect pin is only used in the Synchronous mode. The µPD8251 may be programmed through the Mode Instruction to operate in either the internal or external Sync mode and SYNDET then functions as an output or input respectively. In the internal Sync mode, the SYNDET output will go to a "one" when the µPD8251 has located the SYNC character in the Receive mode. If double SYNC character (b)-sync) operation has been programmed, SYNDET will go to "one" in the middle of the last bit of the second SYNC character. SYNDET is automatically reset to "zero" upon a Status Read or RESET. In the external SYNC mode, a "zero" to "one" transition on the SYNDET input will cause the µPD8251 to start assembling data character on the next falling edge of AxC. The length of the SYNDET input should be at least one AxC period, but may be removed once the µPD8251 is in SYNC.
16	SYNDET/BD (µPD8251A)	•	The SYNDET/BD pin is used in both Synchronous and Asynchronous modes. When in SYNC mode the features for the SYNDET pin described above apply. When in Asynchronous mode, the Break Detect output will go high when an all zero word of the programmed length is received. This word consists of: start bit, data bit, parity bit and one stop bit. Reset only occurs when Rx data returns to a logic one state or upon chip reset. The state of Break Detect can be read as a status bit.

Note: (1) Since the µPD8251 and µPD8251A will frequently be handling both the reception and transmission for a given link, the Receive and Transmit Baud Rates will be same. RxC and TxC then require the same frequency and may be tied together and connected to a single clock source or Baud Rate Generator.

Examples:

If the Baud Rate equals 110 (Async):

If the Baud Rate equals 300:

RxC or TxC equals 110 Hz (1x) RxC or TxC equals 1.76 KHz (16x) RxC or TxC equals 7.04 KHz (64x)

RXC or TXC equals 300 Hz (1x) A or S RXC or TXC equals 4800 Hz (16x) A only RXC or TXC equals 19.2 KHz (64x) A only

OPERATIONAL DESCRIPTION

A set of control words must be sent to the μ PD8251 and μ PD8251A to define the desired mode and communications format. The control words will specify the BAUD rate factor (1x, 16x, 64x), character length (5 to 8), number of STOP bits (1, 1-1/2, 2) Asynchronous or Synchronous mode, SYNDET (IN or OUT), parity, etc.

After receiving the control words, the μ PD8251 and μ PD8251A are ready to communicate. TxRDY is raised to signal the processor that the USART is ready to receive a character for transmission. When the processor writes a character to the USART, TxRDY is automatically reset.

Concurrently, the μ PD8251 and μ PD8251A may receive serial data; and after receiving an entire character, the RxRDY output is raised to indicate a completed character is ready for the processor. The processor fetch will automatically reset RxRDY.

Note:

The µPD8251 and µPD8251A may provide faulty RxRDY for the first read after power-on or for the first read after receive is re-enabled by a command instruction (RxE). A dummy read is recommended to clear faulty RxRDY. But this is not the case for the first read after hardware or software reset after the device operation has once been established.

The μ PD8251 and μ PD8251A cannot transmit until the TxEN (Transmitter Enable) bit has been set by a Command Instruction and until the $\overline{\text{CTS}}$ (Clear to Send) input is a "zero". TxD is held in the "marking" state after Reset awaiting new control words.

USART PROGRAMMING

The USART must be loaded with a group of two to four control words provided by the processor before data reception and transmission can begin. A RESET (internal or external) must immediately proceed the control words which are used to program the complete operational description of the communications interface. If an external RESET is not available, three successive 00 Hex or two successive 80 Hex command instructions ($C/\overline{D} = 1$) followed by a software reset command instruction (40 Hex) can be used to initialize the μ PD8251 and μ PD8251A.

There are two control word formats:

- 1. Mode Instruction
- 2. Command Instruction

MODE INSTRUCTION

This control word specifies the general characteristics of the interface regarding the Synchronous or Asynchronous mode, BAUD rate factor, character length, parity, and number of stop bits. Once the Mode Instruction has been received, SYNC characters or Command Instructions may be inserted depending on the Mode Instruction content.


COMMAND INSTRUCTION

This control word will be interpreted as a SYNC character definition if immediately preceded by a Mode Instruction which specified a Synchronous format. After the SYNC character(s) are specified or after an Asynchronous Mode Instruction, all subsequent control words will be interpreted as an update to the Command Instruction. Command Instruction updates may occur at any time during the data block. To modify the Mode Instruction, a bit may be set in the Command Instruction which causes an internal Reset which allows a new Mode Instruction to be accepted.

ADVANTAGE H-12 TECHNICAL MANUAL

μPD8251/8251A

TYPICAL DATA BLOCK



NOTE (1)

The second SYNC character is skipped if MODE instruction has programmed the μ PD8251 and μ PD8251A to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the μ PD8251 and μ PD8251A to ASYNC mode.

The µPD8251 and µPD8251A can operate in either Asynchronous or Synchronous communication modes. Understanding how the Mode Instruction controls the functional operation of the USART is easiest when the device is considered to be two separate components (one asynchronous and the other synchronous) which share the same support circuits and package. Although the format definition can be changed at will or "on the fly", the two modes will be explained separately for clarity.

When a data character is written into the μ PD8251 and μ PD8251A, the USART automatically adds a START bit (low level or "space") and the number of STOP bits (high level or "mark") specified by the Mode Instruction. If Parity has been enabled, an odd or even Parity bit is inserted just before the STOP bit(s), as specified by the Mode Instruction. Then, depending on CTS and TxEN, the character may be transmitted as a serial data stream at the TxD output. Data is shifted out by the falling edge of TxC at TxC, TxC/16 or TxC/64, as defined by the Mode Instruction.

If no data characters have been loaded into the µPD8251 and µPD8251A, or if all available characters have been transmitted, the TxD output remains "high" (marking) in preparation for sending the START bit of the next character provided by the processor. TxD may be forced to send a BREAK (continuously low) by setting the correct bit in the Command Instruction.


The RxD input line is normally held "high" (marking) by the transmitting device. A falling edge at RxD signals the possible beginning of a START bit and a new character. The START bit is checked by testing for a "low" at its nominal center as specified by the BAUD RATE. If a "low" is detected again, it is considered valid, and the bit assembling counter starts counting. The bit counter locates the approximate center of the data, parity (if specified), and STOP bits. The parity error flag (PE) is set, if a parity error occurs. Input bits are sampled at the RxD pin with the rising edge of \overline{RxC} . If a high is not detected for the STOP bit, which normally signals the end of an input character, a framing error (FE) will be set. After a valid STOP bit, the input character is loaded into the parallel Data Bus Buffer of the μ PD8251 and μ PD8251A and the RxRDY signal is raised to indicate to the processor that a character is ready to be fetched. If the processor has failed to fetch the previous character, the new character replaces the old and the overrun flag (OE) is set. All the error flags can be reset by setting a bit in the Command Instruction. Error flag conditions will not stop subsequent USART operation.

MODE INSTRUCTION DEFINITION

ASYNCHRONOUS TRANSMISSION

ASYNCHRONOUS RECEIVE

μPD8251/8251A



unused bits are set to "zero."

µPD8251/8251A

As in Asynchronous transmission, the TxD output remains "high" (marking) until the μ PD8251 and μ PD8251A receive the first character (usually a SYNC character) from the processor. After a Command Instruction has set TxEN and after Clear to Send (CTS) goes low, the first character is serially transmitted. Data is shifted out on the falling edge of $\overline{\text{TxC}}$ and the same rate as $\overline{\text{TxC}}$.

SYNCHRONOUS TRANSMISSION

Once transmission has started, Synchronous Mode format requires that the serial data stream at TxD continue at the TxC rate or SYNC will be lost. If a data character is not provided by the processor before the µPD8251 and µPD8251A Transmit Buffer becomes empty, the SYNC character(s) loaded directly following the Mode Instruction will be automatically inserted in the TxD data stream. The SYNC character(s) are inserted to fill the line and maintain synchronization until new data characters are available for transmission. If the µPD8251 and µPD8251A become empty, and must send the SYNC character(s), the TxEMPTY output is raised to signal the processor that the Transmitter Buffer is empty and SYNC characters are being transmitted. TxEMPTY is automatically reset by the next character from the processor.

In Synchronous Receive, character synchronization can be either external or internal. If the internal SYNC mode has been selected, and the Enter HUNT (EH) bit has been set by a Command Instruction, the receiver goes into the HUNT mode.


SYNCHRONOUS RECEIVE

Incoming data on the RxD input is sampled on the rising edge of \overline{RxC} , and the Receive Buffer is compared with the first SYNC character after each bit has been loaded until a match is found. If two SYNC characters have been programmed, the next received character is also compared. When the SYNC character(s) programmed have been detected, the μ PD8251 and μ PD8251A leave the HUNT mode and are in character synchronization. At this time, the SYNDET (output) is set high. SYNDET is automatically reset by a STATUS READ.


If external SYNC has been specified in the Mode Instruction, a "one" applied to the SYNDET (input) for at least one RxC cycle will synchronize the USART.

Parity and Overrun Errors are treated the same in the Synchronous as in the Asynchronous Mode. If not in HUNT, parity will continue to be checked even if the receiver is not enabled. Framing errors do not apply in the Synchronous format.


The processor may command the receiver to enter the HUNT mode with a Command Instruction which sets Enter HUNT (EH) if synchronization is lost.




MODE INSTRUCTION FORMAT SYNCHRONOUS MODE



TRANSMIT/RECEIVE FORMAT SYNCHRONOUS MODE



SERIAL DATA INPUT (EXD)



Note: ① If character length is defined as 5, 6 or 7 tolls, the unused bits are set to "Zero".

COMMAND INSTRUCTION FORMAT

After the functional definition of the µPD8251 and µPD8251A has been specified by the Mode Instruction and the SYNC character(s) have been entered (if in SYNC mode), the USART is ready to receive Command Instructions and begin communication. A Command Instruction is used to control the specific operation of the format selected by the Mode Instruction. Enable Transmit, Enable Receive, Error Reset and Modern Controls are controlled by the Command Instruction.

After the Mode Instruction and the SYNC character(s) (as needed) are loaded, all subsequent "control writes" ($C/\overline{D}=1$) will load or overwrite the Command Instruction register. A Reset operation (internal via CMD IR or external via the RESET input) will cause the μ PD8251 and μ PD8251A to interpret the next "control write", which must immediately follow the reset, as a Mode Instruction.

STATUS READ FORMAT

It is frequently necessary for the processor to examine the status of an active interface device to determine if errors have occurred or if there are other conditions which require a response from the processor. The μ PD8251 and μ PD8251A have features which allow the processor to read the device status at any time. A data fetch is issued by the processor while holding the C/\overline{D} input "high" to obtain device Status Information. Many of the bits in the status register are copies of external pins. This dual status arrangement allows the μ PD8251 and μ PD8251A to be used in both Polled and interrupt driven environments. Status update can have a maximum delay of 16 clock periods in the μ PD8251 and 28 clock periods in the μ PD8251A.

PARITY ERROR

When a parity error is detected, the PE flag is set, It is cleared by setting the ER bit in a subsequent Command Instruction. PE being set does not inhibit USART operation.

OVERRUN ERROR

If the processor fails to read a data character before the one following is available, the OE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. Although OE being set does not inhibit USART operation, the previously received character is overwritten and tost.

FRAMING ERROR ①


If a valid STOP bit is not detected at the end of a character, the FE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. FE being set does not inhibit USART operation.

Note: (1) ASYNC mode only.

ADVANTAGE H-16 TECHNICAL MANAUL

COMMAND INSTRUCTION FORMAT

STATUS READ FORMAT




② TXRDY status bit is not totally equivalent to the TXRDY output pin, the relationship is as follows:


TxRDY status bit = DB Buffer Empty

TxRDY (pin 15) = D8 Buffer Empty + CTS + TxEn


APPLICATION OF THE µPD8251 AND µPD8251A




ASYNCHRONOUS SERIAL INTERFACE TO CRT TERMINAL, DC to 9600 BAUD



ASYNCHRONOUS INTERFACE TO TELEPHONE LINES




SYNCHRONOUS INTERFACE TO TERMINAL OR PERIPHERAL DEVICE



SYNCHRONOUS INTERFACE TO TELEPHONE LINES


μPD8251/8251A



PACKAGE OUTLINES μPD8251C μPD8251AC

Plastic

ITEM	MILLIMETERS	INCHES
A	38 0 MAX.	1 496 MAX.
В	2 49	0.098
С	2 54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	13
F	15	0 059
_ G	2.54 MIN	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
1	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0 225 MAX.
К	15 24	0.6
Ł	13 2	0.52
М	0.25 ⁺ 0.10 0.05	0.01 + 0.004 0.002



μPD8251D μPD8251AD

Ceramic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX.	2.03 MAX.
В	1.62 MAX.	0.06 MAX.
С	2,54 ± 0.1	0.1 ± 0,004
Ð	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
Н	1.0 MIN.	0.04 MIN.
Ī	3.5 MAX.	0.14 MAX.
ال	4.5 MAX.	0.18 MAX.
K	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.0019


This appendix contains electrical schematics for the following ADVANTAGE PC boards.


- 1. Main Board
- 2. SIO Board
- 3. PIO Board
- 4. Keyboard
- 5. Disk Drive
- 6. Video


The schematic for the Keyboard PC Board is reprinted herein with the permission from the Key Tronics Corporation.


The schematics for the Disk Drive PC Boards are reprinted herein with permission from the Tandon Corporation.


The schematics for the Video PC Board is reprinted herein with permission from the Elston Electronics Corporation.



































INDEX

```
8035, 1-1, 1-2, 1-5, 4-17, 4-18, 4-19, 4-20
8251, 3-42, 3-55, 4-42, <u>see also</u> USART
   technical data, H-1
Access Time, disk, 1-6
Acquire Mode, disk, 3-11
Acquire Mode, disk, 4-11
ADVANTAGE Cabinet, opening and closing of, 6-28
All Caps Flag, 3-13, 3-16, 3-20, 4-13, 4-20
All Caps Key, 3-13, 4-13
ASCII Code, 4-20
Asynchronous Mode, 3-45
Auto-Repeat Feature, 3-15, 3-21, 4-19
Auto-Repeat Flag, 3-16
Auxiliary Processor, 1-5, 4-3, 4-10, 4-11, 4-21
   theory of operation, 4-17
Auxiliary PROM, 4-17
Backspace, 3-27
Baud Rate Register, 3-41, 3-42, 3-44, 3-51, 3-55, 4-44
Baud Rate, programming for
   asynchronous, 3-51
   synchronous, 3-55
Beep, 3-64, 3-65, 4-3, 4-8, 4-22, 4-40, see Speaker
BFH Character, 3-31
Board ID, 3-38, 4-42
   PIO, 3-60
   SIO, 3-41
Boot PROM, 1-5, 3-1, 3-24, 3-26, 3-65, 3-66, 3-67, 4-2,
4-17
Bootstrap Firmware, 3-65
Bootstrap Program, 3-68
Bootstrap Routine, 4-2, 4-17
Bootstrap, use of, 3-65
Bootstrapping, 2-6, 2-8
Brightness Control, 2-4
Buffer Full Signal, 3-50
```

```
Carriage Return, 3-27
Character Codes, A-1
Central Processor, 4-2, 4-3
Character Overrun keyboard, 3-15, 3-21, 4-19
Character Overrun, Flag, 3-16
Character Templates, 3-26
Checksum, serial port, 3-69
Cleaning Instructions, general, 5-1
Clock Generator, Central Processor, 4-8
Clock Header, SIO, 3-46, 3-53, 3-54, 4-46
Codes, character A-1
Command Acknowledge Bit, 3-13, 3-15, 4-19, 4-20
Command Code, 4-20
Configuration Header
   PIO, 3-59
   SIO, 3-46, 3-47, 3-48, 3-53, 3-54
Control Byte
   SIO, 4-44
Controls, rear panel, 2-4
CPU, 1-5
CRC, 3-66, 3-67
CRT, 1-1, 3-45
   removal and installation of, 6-40
Current Loop, 1-7, 3-47, 3-48, 3-49, 4-42
Cursor, 2-1, 2-2, 3-26
Cursor Lock Key, 3-16, 3-20, 4-12, 4-20
Cursor Lock Flag, 3-13, 4-12
Cursor Template, 3-29
Data Separation Circuitry, 4-21
Dealer Diagnostics Diskette, 6-1 see also Diagnostic
   Diskette
Default Mode, diagnostic programs, 6-1
Diagnosing Hardware Failures, 6-17
Diagnostic Diskette, 2-6 <u>see also</u> Dealer Diagnostic
   Diskette
Diagnostic Programs, 5-2, 6-1
   disk, 6-2
   Display RAM, 6-6
   keyboard, 6-8
   Main RAM, 6-3
   SIO Board, 6-7
   Video Monitor, 6-17
Disk Drives, 1-1
Disk Controller, 4-2, 4-5
   theory of operation, 4-21
```

```
Disk Drive, 2-4, 2-5, 2-6, 3-14, 3-32, 4-21, 4-23
   removal and installation of, 6-37
Disk Drive Motors, 3-13, 3-33, 4-13
Disk Drives, 1-2, 1-6
   programming the, 3-30
Disk Read, programming for, 3-35
Disk Sector Number, 3-12
Disk Subsystem Test, 6-2
Disk Write, programming for, 3-36
Diskettes, 1-6
   replacement of, 5-1
Display Flag, 3-14, 3-25, 3-26, 4-5, 4-6, 4-7, 4-8
Display Interrupt, 3-11, 4-11
Display Monitor Test, 6-17
Display RAM, 1-1, 1-2, 1-5, 3-1, 3-5, 3-11, 3-22, 3-25,
3-26, 3-66, 4-5, 4-11
   theory of operation, 4-24
Display RAM test, 6-6
DLE Character, 3-69
Drive Control Register, 3-30, 3-31, 3-33, 4-22, 4-23
   Format Of, 3-32
Executable Memory Test, 6-3
FBH character, 3-67
FFH Character, 3-21
Fuse, main, 2-4
Graphics Resolution, 1-5
Home Cursor, 3-27
I/O Address Decoder, 4-8
I/O Addresses B-1
I/O Board Interface, 4-3, 4-11
   theory of operation, 4-35
I/O Board Slots, 1-2
I/O Boards, 2-4, 3-8, 3-11, 3-14, 3-62, 4-6
   programming the, 3-38.
I/O Commands, 3-11, 3-12, 4-11
I/O Control Register, 3-9, 3-12, 4-3, 4-8, 4-10, 4-11
   format of, 3-11
I/O Interface Registers, 3-9, 3-30
I/O Interrupt, 3-14, 4-7
I/O Port Addresses B-1
I/O Reset, 3-11, 3-16, 3-41, 3-59, 4-11
```

ADVANTAGE X-3 INDEX

```
I/O Select PROM, 4-8, 4-9
I/O Status Register 1, 4-3, 4-6, 4-7, 4-8
   format of, 3-14
I/O Status Register 2, 4-8, 4-18, 4-19.
   format of, 3-15
Installation procedures for assemblies, 6-27
Integrity Test, 6-1
Interrupt, 3-7, 3-12, 3-16, 3-17, 3-26, 3-40, 3-42
3-43, 3-45, 3-60, 3-61, 3-62, 3-65, 4-6, 4-7, 4-11,
4-12, 4-15, 4-18, 4-36
   PIO, 3-59, 3-60, 3-61, 3-62, 3-63, 4-48, 4-50
   SIO, 3-41, 3-42, 3-43, 3-44, 3-45, 4-43, 4-44,
   4-45, 4-46
Interrupt Mode, 3-5
Interrupt Service Routine, 3-5
Interrupts
   sources of, 3-7
IPL, <u>see</u> Bootstrapping
Jumper W4, 3-8, 4-6, 4-15
Jumpers, PC board C-1
Keyboard, 1-1, 1-2, 1-5, 3-8, 3-12, 3-17, 3-18, 4-3
4-6, 4-12, 4-20
   removal and installation of, 6-32
   theory of operation, 4-17
   use Of, 2-1
Keyboard Buffer, 3-15, 3-21, 4-19, 4-20
Keyboard Data, 3-18
Keyboard Data Flag, 3-12, 3-15, 3-16, 3-17, 4-12, 4-19
Keyboard Interrupt, 3-14, 4-7
Keyboard Maskable Interrupt Flag, 3-12, 3-16, 4-12
Keyboard Non-maskable Interrupt Flag, 3-13, 4-13
Keyboard Reset Feature, 2-5, 3-8, 3-13, 4-6
Keyboard Test, 6-8
Keyboard, programming the, 3-16
Latency, disk, 1-6
Line Feed, 3-27
Main PC Board, 3-8
   removal and installation of, 6-33, 6-34
   theory of operation, 4-1
Main RAM, 1-2, 1-5, 3-1, 3-6, 3-8, 3-66, 4-6
   Theory Of Operation, 4-14
Main RAM Parity, 4-15
Main RAM test, 6-3
```

ADVANTAGE X-4 INDEX

```
Maintenance, corrective, 5-1
Maintenance, preventive, 6-1
Maskable Interrupt, 4-6
Maskable Interrupts, 3-8
Memory Mapping, 3-1
Memory Mapping Registers, 3-2, 4-8
   theory of operation, 4-5
Memory Parity Error, 3-8
Memory Parity, programming for, 3-6
Messages, error D-1
Mini-Monitor, 4-17, 6-1, 6-25
Monitor Routine, 4-2
Non-Maskable Interrupt, 3-14, 4-6, 4-7, 4-8
Non-Maskable Interrupts, 3-8
Numeric Keypad, 1-2
Numeric Pad, 1-5, 2-2
Parity, 4-2, 4-14
Parity Error, 3-8, 4-6, 4-15
   programming for, 3-6
Parity Error Flag, 3-6, 4-15
Parts List E-1
Phase Locked Loop, 4-31, 4-42
PIO Board, 1-2
   theory of operation, 4-46
   programming the, 3-59
Power Consumption, ADVANTAGE, 1-4
Power Reset, 3-8, 3-65, 4-42
Power Supply Components, removal and installation 6-38
Precompensation, disk write, 3-32, 4-23
Preventive Maintenance, 5-1
Printer, 3-45, 3-50, 3-59
Programming Information, 3-1
Refresh Rate
   video, 1-5
Removal and Installation Procedures.
   CRT, 6-40
   disk drive, 6-37
   keyboard, 6-32
   Main PC Board, 6-33, 6-34
   power supply components, 6-38
   Video PC Board, 6-40
Removal procedures for assemblies, 6-27
Reset Pushbutton, 2-4, 2-5, 3-8, 3-17, 4-6
RS-232, 1-7, 3-45, 3-47, 4-42
```

ADVANTAGE X-5 INDEX

INDEX

```
Schematics, I-1
Screen Blanking, 3-26
Screen Format, 3-22
Screen Mapping, 3-22
Sector Mark, 3-14, 3-31, 3-35, 4-7
Sector Number, 4-19
Sector Pulse, 4-18, 4-19
Sector Selection, 3-34
Seek, disk head, 3-33
Serial Port, 4-2
Single Block Mode, 6-1
SIO Board, 1-2
   programming the, 3-41
   theory of operation, 4-42
SIO Board Test, 6-7
Speaker, 1-2, 3-11, 4-3, 4-11, 4-22
   theory of operation, 4-40
   programming the, 3-64
Specifications of the ADVANTAGE, 1-4
Stack Pointer, Z80, 3-65
Start Scan Register, 3-24, 3-25, 4-8, 4-26, 4-31
Status Byte
   PIO, 3-61, 3-62, 3-63, 4-48, 4-49
   SIO, 3-44, 4-45
Status Register 1, 3-9
Status Register 2, 3-9
Step Pulse, disk head, 3-32, 4-23
Sync Byte
   Disk, 3-31, 3-67
   Serial Port, 3-68
Synchronous Mode, 3-53
System Diskette, 2-6
Teletype, 3-45, 3-47
Theory of operation, ADVANTAGE, 4-1
Tone, 3-11, 3-65, 4-40, <u>see also Speaker</u>
Tools required for service, 6-27
Track 0, 3-14, 4-7
Troubleshooting,
   system hardware, 6-17, 6-25
USART, 3-41, 3-42, 3-44, 3-45, 3-51, 3-55, 3-68, 4-42,
<u>see also</u> 8251
```

INDEX

```
Video
   blanking, 3-11, 3-26, 4-11, 4-27
   programming the, 3-22
   scan, 3-26
   scrolling, 3-22
Video Characters, standard, 3-24
Video Driver, 3-26, 4-2, 4-17
Video Generator, 4-8
   theory of operation, 4-24
Video Memory Test, 6-6
Video Monitor, 1-2, 4-2, 4-24, 4-27, 4-31
Video PC Board,
   removal and installation of, 6-40
Video Test, 6-17
Voltage Regulators, 4-3
   theory of operation, 4-40
VTM50, 4-31
VTM60, 4-31
Write Protect, disk, 3-14, 4-7
280, 1-1, 1-2, 1-5, 3-1, 3-7, 3-8, 3-65, 4-2, 4-3, 4-6
   technical data, G-1
```

Tear along perforation

READER COMMENTS



NAME OF PROGRAM	VERSION NO.
MANUAL PART NO.	MANUAL SERIAL NO.
What features of the program do you	like?
What features of the program don't y	ou like or what features do you feel are missing?
	nual that need clarification or correction? Give details wi
page and paragraph references.	
	se and understand? Do you think certain aspects should l
organized differently? Was any necess	sary material omitted or was any material unnecessary?
Did you find sufficient information	sary material omitted or was any material unnecessary?
Did you find sufficient information	sary material omitted or was any material unnecessary? n provided in the manual for proper system set up a
Did you find sufficient information installation?	sary material omitted or was any material unnecessary? n provided in the manual for proper system set up a
Did you find sufficient information installation? Additional comments:	provided in the manual for proper system set up a
Did you find sufficient information installation? Additional comments: NAME COMPANY OR ORGANIZATION	provided in the manual for proper system set up a
Did you find sufficient information installation? Additional comments: NAME COMPANY OR ORGANIZATION TYPE OF BUSINESS	provided in the manual for proper system set up a
Did you find sufficient information installation? Additional comments:	provided in the manual for proper system set up a

בסרם

FOLD



NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 2106 SAN LEANDRO, CA

POSTAGE WILL BE PAID BY ADDRESSEE



North Star Computers, Inc. 14440 Catalina Street San Leandro, CA 94577 USA

ATTENTION: APPLICATION SOFTWARE DEPARTMENT

