DISK JOCKEY/DIRECT MEMORY ACCESS FLOPPY DISK CONTROLLER

TECHNICAL MANUAL

Preliminary Edition Rev.1 - 1/82

> Morrow Designs 5221 Central Ave. Richmond, CA 94804

Table of Contents

1.	INTRODUCTION	1
2.	2.6.6. SET ERROR RETRY COUNT. 2.6.7. SET LOGICAL DRIVE. 2.6.8. SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT. 2.6.9. READ TRACK. 2.6.10. WRITE TRACK. 2.6.11. OUTPUT TO SERIAL PORT. 2.6.12. SERIAL INPUT ENABLE/DISABLE. 2.6.13. CONTROLLER HALT. 2.6.14. BRANCH IN CHANNEL. 2.6.15. SET CHANNEL ADDRESS. 2.6.16. SET TRACK SIZE. 2.6.17. READ CONTROLLER MEMORY 2.6.18. WRITE CONTROLLER MEMORY 2.6.19. EXECUTE CONTROLLER ROUTINE.	$\begin{array}{c} 334455\\4455\\6679\\21134\\11415\\117117\\11819\\220 \end{array}$
3.	IEEE 696 (S-100) BUS CONSIDERATIONS	21
4.	INTERRUPTS	21
5.	I/O CONNECTORS	22
6.	JUMPERED SETTINGS	22

Table of Contents, Cont.

7.	BOOTSTRAP LOAD	23
8.	BOOTING THE DJDMA	24
9.	FORMATTING DISKETTES	24
	Subject Index	P-1 I-1 L-1 S-1
	List of Tables	
2-2 · 2-3 · 2-4 · 2-5 · 2-6 ·	Status Byte Codes	
7-1.	. 19-Byte Handshake Routine 23	

1. INTRODUCTION

The Disk Jockey/Direct Memory Access (DJDMA) Floppy Disk Controller is a single board S-100 subsystem. It communicates with both 8 inch and 5 1/4 inch floppy disk drives. Up to eight drives may be connected to the controller - with the limitation that no more than four of each type can be accommodated.

Special programmable bipolar LSI logic makes it possible to read and write media with almost any format, be it hard or soft sectored. Presently, the controller supports soft-sectored IBM compatible 8 inch media and hard-sectored North Star compatible 5 1/4 inch media. In the spring of 1982, IBM and Radio Shack 5 1/4 inch soft-sectored media will also be supported. Existing controllers in the field can be upgraded by replacing two of the ICs on the unit. This is done at moderate cost to the user.

The controller has its own Z-80 4MHz microprocessor which is used to supervise data transfers between the disk drive and the system memory without intervention of the main CPU. This relieves the main CPU of time consuming processes which include head positioning, rotational delays, and the usual byte-by-byte transfer of data from the diskette to main memory. As a result, transfers are faster and more efficient. Moreover, the main CPU has more time for data processing, and thus, supports more users and/or tasks.

The main advantage of the DJDMA controller over almost all the others is its "glitch free" direct memory access channel. This advanced channel concept allows the controller to communicate with S-100 memory by "stealing" bus cycles from the main CPU. This idea of an intelligent I/O channel was first implemented by IBM on their famous 370 mainframes. Now for the first time, this powerful concept has been implemented on the S100 bus.

The channel has the full 24-bits of memory addressing as described in the proposed IEEE standard for the S-100 bus. Also, a great deal of care has been taken in the design of the interface circuitry so it conforms in every detail to this new standard and still allows the controller to work well with existing systems designed before the standardization effort was started.

The controller is a temporary bus master, meaning that it has the same access to memory as the CPU whenever it has control. It also features priority logic which allows it to contend with up to sixteen other "temporary" masters that may also want to "steal" bus cycles from the main CPU, or the "permanent" master.

The controller acts as a temporary master (TMA). A temporary master may take control of the bus to perform a DMA operation. This is possible because both the TMA and the CPU drive control lines. The CPU, as permanent master, monitors signals from the TMA. When the TMA wants control, it first asserts a HOLD/ signal to the CPU. Assuming the TMA has priority, the CPU acknowledges

this signal upon completion of the present bus cycle by returning a processor hold acknowledge (pHLDA) signal. Upon receipt of this signal, the TMA enables its control line and asserts a control disable (CDSB) signal, disabling the CPU's control line. The TMA then disables the CPU's data-out, address and status lines using DODSB/, ADSB/ and SDSB/ signals. At that point the TMA has complete control to perform its DMA operation.

To return control to the CPU, the TMA first disables its own data-out, address and status lines, then re-enables the CPU's control lines, and simultaneously, its data-out, address and status lines. The TMA then releases its control line and makes false the HOLD/ signal, thus returning full control to the CPU.

So far, the process has been described as if only one temporary master wanted control of the bus. There can be up to 16 temporary masters on the bus. When there is more than one temporary master, they use the four DMA lines to decide who gets to assert HOLD/. Any device requesting the bus places its TMA priority level on the bus, and circuitry on the device decides if it has the highest priority. The device with the highest priority (ØF hex is highest) asserts HOLD/. It removes its priority from the DMA lines when it receives pHLDA from the permanent master.

The features associated with the intelligent channel on the controller make it exceptionally desirable in multi-tasking and multi-user applications. In fact, many were tailored to enhance the performance of Morrow Designs new, powerful DECISION I multi-processing IEEE 696/S-100 machine. The DJDMA is an integral part of this advanced microcomputer system which incorporates many of the concepts originally introduced by IBM in their famous 370 series mainframes.

The DJDMA can boot itself up on the bus and even has a primitive serial port which is intended for diagnostic purposes or possibly even integrating the controller into a larger S-100 system that has I/O that the boot disk is not aware of. Under no circumstances can it be used as a general purpose serial port to the system, however, since it is inactive during disk activity.

All in all, there is nothing on the market in the way of an S-100 bus floppy disk controller that comes anywhere near the performance and versatility of the DJDMA. For that matter, we here at Morrow Designs know of no other floppy disk controller on any bus that can match the DJDMA in price, power, performance, and flexibility.

Good luck with this product. One of the purposes of this document is to detail how the DJDMA controller can improve the speed and performance of your system. If we've missed anything, please let us know.

PROGRAMMING SPECIFICATIONS

2.1. The Channel Concept

The IBM 370 mainframe was the first computer system to make use of the channel concept. In the traditional setting, an I/O controller, even one with direct memory access ability, was normally sent commands one at a time. Status was then reported through I/O ports after a command had completed.

One of the things a Direct Memory Access Controller does (and should do well) is communicate with main memory. Having realized this, someone very clever at IBM reasoned that if a controller could communicate with memory all that easily, why shouldn't it pick up its commands from memory as well? For that matter, why not have it lay down its status information in the CPU's main memory also?

Once the idea of picking up one command from memory is accepted, it is only a small step to think about placing strings of commands in memory and having the controller begin treating memory in the same way as the CPU does itself! That is, memory should be used for both instructions and data.

There is one detail missing in the above discussion. How is the controller to be started and stopped? A CPU starts running when power is turned on and continues (in theory) forever. But then there is the situation of a device whose primary job it is to transfer information to and from main memory and a mass storage device of some kind; it should remain idle until the CPU tells it otherwise.

A possible solution to the problem above is to have the device sample a memory location for a start command. At power-up, however, solid state memory does not have a predictable pattern. A start command could be present before it was actually issued by the CPU. The only foolproof way to issue a start command is through an I/O port. But doesn't that put us right back where we started? Actually, no.

It takes very little I/O circuitry to issue a simple pulse which can serve as a start command. It is also a small price to pay in cost and circuit board real estate for the flexibility and efficiency that is obtained.

Stop commands are much easier. Simply build an instruction into the controller's command set that forces it back to the idle state it was in just prior to the initial start pulse issued by the CPU.

Obviously, a channel type of controller needs some kind of onboard intelligence. At the time that IBM first built this kind of device, it was expensive both in terms of dollars and in circuit board real estate to implement this intelligence. Today however, the situation is quite different. Microprocessors are inexpensive and take only a modest amount of space on a circuit board.

In theory, the only limitation to the power and flexibility of a channel driven controller is the size of the memory local to the resident microprocessor. Since memory is getting denser and cheaper, it would seem that time will favor the channel approach to I/O controllers.

2.2. The Start Channel Command

Just as in the general case discussed above, there is a single primitive I/O port on the DJDMA. It resides at location EF (hex) unless a custom unit has been ordered with a special I/O address. This port's only purpose is to send start pulses to the DJDMA controller. Any output instruction to port EF (hex) starts the DJDMA. It doesn't matter what value is sent nor does it matter what kind of device sends the data. Any time any output reference is made to this port by the main CPU permanent master, or even by a temporary master, the DJDMA begins fetching and executing commands. Where these commands come from and how they work is taken up below.

2.3. The Channel Command Address

When the DJDMA first powers up or is reset, there is a three-byte pointer initialized in its local memory. This pointer determines where the controller picks up its first command when a start pulse is issued via I/O port EF (hex).

There are actually two of these three-byte values the DJDMA maintains. The first points to where it should start its command sequence. The second points to where it should get its next command in the event that the current one is not a halt command. The user needs to be aware of both of these pointers as he sets up command sequences for the controller to execute.

The second pointer has the same function as the program counter of the main CPU: it always points to the next command that the controller will execute. The first pointer is similar to the value forced into the program counter (PC) of the main CPU when a reset signal is issued. In most cases, a reset signal forces a Ø into the PC. The processor commences to fetch instructions at this value.

The same is true for the DJDMA, except that the value is not zero. Also, unlike the CPU, this initial location can be changed by a sending the proper command to the controller. The initial location that the DJDMA controller begins fetching commands from is 50 (hex). The command that alters this starting location is described in the next section.

2.4. Command Structure

Commands to the DJDMA controller are at least two bytes long. The first byte is always the command code. Parameter lists follow the command byte (if needed) and the command status byte (if needed) comes at the end of the command string. The length of a command string varies with the command. Unless a branch in channel command is issued, commands must be arranged in memory one after the other with no gaps between the end of one command and the beginning of another. Sequences of commands must be terminated with either a controller halt command or a branch in channel command. If a sequence ends with a branch in channel command, another sequence of commands must be present at the location specified in the address parameter list of the branch in channel command.

2.5. DJDMA Controller Commands

The Disk Jockey DMA controller recognizes the following commands:

- SET DMA ADDRESS
- READ A SECTOR
- WRITE A SECTOR
- SENSE DRIVE STATUS
- SET INTERRUPT REQUEST
- SET ERROR RETRY COUNT
- READ TRACK
- WRITE TRACK
- OUTPUT SERIAL PORT
- SERIAL INPUT ENABLE/DISABLE
- CONTROLLER HALT
- BRANCH IN CHANNEL
- SET CHANNEL ADDRESS
- SET TRACK SIZE
- SET DRIVE DESELECT/HEAD UNLOAD TIMEOUT
- SET LOGICAL DRIVE
- READ CONTROLLER MEMORY
- WRITE CONTROLLER MEMORY
- BRANCH TO CONTROLLER ROUTINE

The last three commands require great care to use. They are used to format diskettes and will be used to support media formats which are not yet implemented. Improper use of any of the last three commands could produce unpredictable results and may cause the loss of information on write-enabled diskettes in drives connected to the controller. It could also cause the controller to be inoperative until a bus reset is performed.

Morrow Designs will have a separate document (at extra cost) that describes the firmware on the DJDMA controller. This information should be available at the end of first quarter 1982 or early second quarter. Thus, users with special applications will have a way to extend the command structure of the DJDMA controller. However, extended commands will not be supported by Morrow Designs and we cannot stress too strongly that efforts in this direction will require a great deal time and expertise to complete and debug.

2.6. Controller Command Specifications

Specifications for each of the controller commands are described in the following sections. In many instances, examples are given to fully illustrate use of the command.

2.6.1. SET DMA ADDRESS

Command	code:	23	(hex)
Command	length:	4	bytes
Command	parameter list length:	3	bytes
Command	status list length:	Ø	bytes

The command length is four bytes. The first byte is the command code: 23 (hex). The next three bytes specify a 24-bit address in main memory where data is written to or read from during subsequent disk transfers. This field must be arranged so that the least significant byte of the address directly follows the command byte. The byte of next highest significance follows. The highest order byte of the address is last. The last byte specifies an extended page as defined in the proposed IEEE standard for the S-100 bus and allows memory addressing to be extended to 24 million bytes.

In systems that do not support this new extended addressing, the value of this high order byte is not important. However, it must be present - whether it is used or not. Other commands which have three byte address fields in their parameter list require the same byte significance order as described above. The firmware that processes commands on the DJDMA expects all address fields to be three bytes long - even if only two of the three have effect on the address bus of the system.

The following example is a command that sets the DMA address of the controller to location 80 (hex) - the default disk data buffer of the popular CP/M operating system:

23 80 00 00 (hex).

2.6.2. READ SECTOR

Command code: 20 (hex)
Command length: 5 bytes
Command parameter list length: 3 bytes
Command status list length: 1 byte

The three-byte parameter field following the command code consists of

- 1. track
- 2. side/sector
- 3. drive

in that order. The side select is encoded in the high order bit of the sector field and merged together to form the second byte in the parameter list. The third byte determines which of eight possible drives are read. If the system has been booted up from a $5\ 1/4$ inch drive, drives Ø through 3 specify this; drives 4 through 7 specify 8 inch drives. If the system has been booted from an 8 inch drive, the numbering is reversed with the first four being 8 inch drives and the last four being $5\ 1/4$ inch. The following example is a command that reads data from sector 3 of track 5 on side 1 of drive Ø:

20 05 83 00 00

The last zero is provided so that the controller can fill in the status of the transfer after it has completed the read. Here is a second example that reads sector 2 from track 6 on side Ø of drive 1:

20 06 02 01 00

Again, the last byte is for status reporting and it must be there.

The length of the sector (and consequently a valid range of sector values) depends on what size drive is being addressed and how the media has been formatted. In the media currently supported, the following sector values and data field lengths are relevant:

5 1/4" hard sectored single density:	Ø	-	9	256	bytes
5 1/4" hard sectored double density:	Ø	-	9	512	bytes
8" soft sectored single density:	1	-	26	128	bytes
8" soft sectored double density:	1	_	26	256	bytes
8" soft sectored double density:	1	_	15	512	bytes
8" soft sectored double density:	1	-	8	1Ø24	bytes

The numbers in the above list are all decimal. The sector size, density, and valid range of values for the sector

number are all determined automatically by the controller. The controller can inform the system of these parameters by executing the SENSE DRIVE STATUS command which is taken up below. These details are presented here because it is necessary to know how much space the controller will use when data is read from the disk into main memory. Also, an error occurs if incorrect values are specified for the sector, track, or drive.

All 8 inch drives presently have 77 tracks numbered \emptyset through 76. This is not the case with 5 1/4 inch drives. Some have 35 tracks numbered \emptyset through 34, others have 40 tracks numbered \emptyset through 39, and finally, the new double track density 5 1/4 inch drives have 80 tracks numbered \emptyset through 79. The default value for 5 1/4 inch drives on the DJDMA is 40. However, this value can be changed by executing a SET TRACK SIZE command which is discussed below.

The last byte in the read sector command is called the status byte. This byte should be filled with some value other than what the controller might use when it reports status after the command is completed. A Ø is ideal since the controller does not use this value. For that matter, it does not use FF either. Either of these values are handy since they can be tested easily. By testing the status byte, the system can determine when a read command (among others) has completed. Below is a list of status byte codes along with their meanings. All values are in hex.

Table 2-1. Status Byte Codes

4Ø -	normal completion - no errors
8Ø -	improper command code
81 -	illegal disk drive value
82 -	drive not ready
83 -	illegal track value
84 -	unreadable media
85 -	improper sector header - no sync byte
86 -	CRC error in sector header read
87 -	seek error
88-8D -	compare error in sector header scan
8E -	CRC error in data field
8F -	illegal sector value for current media
9Ø -	media is write protected (writing only)
91 -	lost data - DMA channel did not respond
92 -	lost command - channel did not respond

The above list is complete and applies to any command that that reports status in its last byte. Not all codes apply to all commands. For example, 90 (hex) never appears as the status reported by the READ SECTOR command.

2.6.3. WRITE SECTOR

Command	code:	21 (hex)
Command	length:	5 bytes
Command	parameter list length:	3 bytes
Command	status list length:	l byte

The three-byte parameter field and the status byte have the same properties as those in the read sector command. All the items discussed in the read sector command apply to the write sector command with the exception that the write sector command can report a media write protect error (90 hex).

2.6.4. SENSE DRIVE STATUS

Command	code:	22	(hex)
Command	length:	6	bytes
Command	parameter list length:	1	byte
Command	status list length:	4	bytes

The single byte in the parameter list specifies a drive. Legal values range from Ø to 7. The last byte of the status list has codes which were listed above in the READ SECTOR command. The first three bytes of status are peculiar to a specific drive and are detailed below. However, unless the last status byte contains a 40 (hex), the preceding three bytes do not accurately reflect the condition and characteristics of the drive whose status was supposed to be sensed.

If any value other than 40 (hex) is present, nothing can be learned from the first three status bytes. When the final byte contains a 40 (hex), the first three describe characteristics and status concerning the drive specified in the parameter byte of the command.

Table 2-2. STATUS BYTE 1: Drive Characteristic Byte

Each bit in this byte describes a different characteristic of the drive specified in the parameter field of the command.

- Bit Ø Information internal to the controller.
- Bit 1 If the media is hard-sectored, this bit is a 1. When the media in the drive is soft-sectored this bit will be a Ø.
- Bit 2 If the drive is 5 1/4 inch, this bit is a 1. If the drive is 8 inch, the bit is a 0.
- Bit 3 If the drive has a DC motor with an ON/OFF switch, this bit is a l. If there is no ON/OFF switch, or if the drive motor is AC, this bit is a Ø.
- Bit 4 If the media in the drive is double density, this bit is a l. It is Ø only if the media is single density.
- Bit 5 If this bit is a 1 there is no "drive ready" signal supplied by the drive. For drives with no "ready" signal, the DJDMA firmware tests for the presence of sector/index holes. If the drive has an active "ready" signal, this bit is a Ø.
- Bit 6 If there is no "head load" command line to the drive, the controller assumes that the head(s) are always loaded against the media and this bit is a 1. If there is a "head load" command line to the drive, this bit is a 0.
- Bit 7 If the head(s) are currently loaded against the media, this bit is a 1. If the head(s) are not loaded, this bit is a 0.

Table 2-3. STATUS BYTE 2: Sector Length Code - Ø, 1, 2, or 3

The Ø indicates a sector length of 128 bytes, 1 stands for a length of 256 bytes, 2 means that the length is 512 bytes, and 3 indicates that the sector is 1024 bytes long. These are all decimal numbers.

Table 2-4. STATUS BYTE 3: Drive Status/Characteristic Byte

There is an input port on the controller which can examine status signals transmitted directly from the selected drive.

The third status byte is a direct image of this port.

- Bit Ø Used internally by the controller and is of no meaning to the system.
- Bit 1 Current status of the serial input line from an RS-232 device which may be attached to connector P3, the serial port of the controller.
- Bit 2 This bit indicates that a double-sided 8 inch drive is currently selected and that double-sided media is present in the drive. This line is not driven by 5 1/4 inch drives; thus, an indirect means must be employed to determine if a 5 1/4 inch drive is double-sided and has double-sided media in it.
- Bit 3 Currently not used.
- Bit 4 This is the index/sector hole indicator. If this bit is a 1, the drive has sensed the presence of either an index hole or a sector hole.
- Bit 5 If this bit is a 1, the head(s) of the drive are at Track Ø. If the head(s) are positioned over some other track, this bit is a Ø.
- Bit 6 This bit is a l if the media in the drive is write protected. A zero indicates that the media is not write protected and disk write commands do not produce "write protect" errors.
- Bit 7 This is the drive ready bit. Most 5 1/4 inch drives have no signal on this line; thus, it is not a good "drive ready" indicator in this case.
 - All 8 inch drives produce a "ready" signal at this bit. If the current drive is an 8 inch and this bit is 1, the drive is "ready" to accept read, write, or step commands. If it is a Ø, the 8 inch drive is not "ready" and will not respond to commands from the controller.

2.6.5. SET INTERRUPT REQUEST

Command	code:	24 (hex)
Command	length:	2 bytes
Command	parameter list length:	Ø bytes
Command	status list length:	l byte

This command generates an interrupt to the system bus. There is a bus driver on the DJDMA circuit board whose output terminates at a jumper pad near the lower edge of the board (the exact location is described later in the manual). This jumper pad is arranged so that the driver can be connected to the main interrupt line of the system bus (PINT*) or any one of the eight vectored interrupt lines (VIØ*, VII*, ... VI7*).

The controller is shipped from the factory with the driver uncommitted. If the DJDMA is to generate interrupts to the system, this driver must be connected to one of the nine interrupt lines. If the driver is not connected, the INTER-RUPT REQUEST command causes the controller to pause until another start pulse is issued by the system. However, once an INTERRUPT REQUEST command is executed, the controller is put into a special state where the board responds differently to the start pulse than it usually does.

Normally a start pulse causes the controller to begin fetching commands at the location specified by the most recent channel command word address. When the DJDMA executes an INTERRUPT REQUEST, it activates the interrupt bus driver on the circuit board. It then pauses with this bus driver still active.

Upon receipt of the next start pulse, the controller turns off the bus driver generating the interrupt and fetches the command which immediately follows the interrupt request command. The controller thus treats the first start pulse issued after the interrupt request command has completed as an INTERRUPT ACKNOWLEDGE handshake signal. This is the only circumstance in which a start pulse to the controller does not cause the command pointer to be reset.

The system can test the status byte following the command code to determine when the command has completed. When the command completes, it fills the status byte with a 40 (hex). When the interrupt request bus driver is not connected, an interrupt request command causes the controller to pause until the next start pulse is received, at which time it resumes executing commands where it left off.

2.6.6. SET ERROR RETRY COUNT

Command	Code:	28 (hex)
Command	length:	2 bytes
Command	parameter list length:	l byte
Command	status list length:	Ø bytes

This command specifies how many times a sector is read in the event that a CRC error occurs in the data field. At least one read always takes place, so the smallest value that should appear in the parameter byte is a l. This value can be as high as 255 (decimal). The default value is 10 (decimal).

This command's main purpose is to ensure that the value can be made smaller for diagnostic purposes. It is also useful when a diskette becomes worn and data recovery becomes more difficult. In this case, the value is made larger.

2.6.7. SET LOGICAL DRIVE

Command	code:	2E (hex)
Command	length:	3 bytes
Command	parameter list length:	l byte
Command	status list length:	l byte

This command allows the user to change the logical numbering assigned to the 8 inch and $5\ 1/4$ inch drives. The default values assigned the the 8 inch drives are 0 through 3, while the $5\ 1/4$ inch drives are assigned values 4 through 7.

If a 4 appears in the parameter list of this command, the 5 1/4 inch drives are assigned drive values Ø through 3, while the 8 inch drives have their values changed to 4 through 7. A Ø in the parameter field reverses these values to the original default values. There is no status byte associated with this command and bit-2 in the parameter field is the only part of the byte examined by the command.

The status byte reported by the command reflects the logical value of the first physical 8 inch drive prior to the execution of the SET LOGICAL DRIVE command. If the status is 40 (hex), the previous logical value of the first physical 8 inch drive was 0. If the status is 44 (hex), the old value was 4.

The logical values assigned to the drives are also affected by performing a bootstrap operation which is discussed later.

2.6.8. SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT

Command	Code:	2F	(hex)
Command	length:	2	bytes
Command	parameter list length:	1	byte
Command	status list length:	Ø	bytes

In order to conserve power and maximize diskette life, during periods of disk inactivity the controller unloads the drive head(s) and deselects the drive after a certain number of revolutions of the diskette. Normally, the controller waits sixteen revolutions before it deselects a drive. This command allows the user to change this situation. The value in the parameter list determines how many revolutions occur after no disk activity before the head(s) are unloaded and the drive is deselected. A disk transfer operation requires more time if the drive is not selected and so, under certain conditions, it may be desirable to extend the time before a drive is deselected after a transfer occurs. This command makes it possible to affect this situation. The value in the parameter field should be between 1 and 255 (decimal). However, when the heads are loaded for extended periods of time with the motor running, diskette media life is shortened considerably.

2.6.9 READ TRACK

Command	code:	29	(hex)
Command	length:	8	bytes
Command	parameter list length:	6	bytes
Command	status list length:	1	byte

This command reads an entire track into main memory starting at the value specified by the most recent SET DMA ADDRESS command. The transfer begins with the first full sector encountered by the controller. Thus, the buffer may not fill from the beginning.

As an example, suppose that the diskette had eight 1024 byte sectors and the first full sector of data encountered was Sector 6. In this case the last 3072 bytes of the buffer would be filled with Sectors 6, 7, and 8. The DJDMA memory pointer would then be reset to the start of the track buffer and Sectors 1 through 5 would be transferred.

The first three bytes of the parameter list specify

- 1. track
- 2. side
- 3. drive

in that order. The side bit must appear in the most significant bit of the byte. Thus, the second byte in the parameter list is either \emptyset or $8\emptyset$ (hex). The last three bytes of the parameter list form a memory pointer to a sector table.

There must be an entry in this table for each sector on the track.

As an example, if the diskette in the selected drive had 512 byte sectors, there would be fifteen entries and the table length would also be fifteen. This table should be initialized with Øs, 80s (hex), or FFs (hex).

As a sector of the track is read, the controller fills the byte of the table corresponding to the sector with status information concerning that particular sector (assuming the initial entry was \emptyset). Thus, the system can determine error information individually, sector by sector.

If the controller encounters an FF (hex) entry in the sector table, it skips that sector which corresponds to the entry.

If a whole section of the table has FFs, the sectors corresponding to this section are not read.

If the controller encounters an entry in the table of 80 (hex), the READ TRACK command terminates at that point. An example should illustrate these ideas.

Suppose side 1 of track 23 (decimal) is to be read into a track buffer starting at location 00E000 (hex) from drive 2 and that a set DMA address command with this value has already been executed. Suppose also that there are 1024 byte sectors on the diskette and that the sector table is to immediately precede the track buffer in memory. The command to read the track would then appear as follows:

29 17 8Ø Ø2 F8 DF ØØ ØØ

The sector table address of ØØDFF8 (hex) has a value of eight less than ØØEØØØ (hex) since there are eight sectors on the track of the diskette. The last byte (indicated with a value of ØØ) is the overall status byte for the command. The status codes are the same as the READ SECTOR COMMAND where they are listed.

2.6.10. WRITE TRACK

Command	Code:	2A	(hex)
Command	length:	8	bytes
Command	parameter list length:	6	bytes
Command	status list length:	1	byte

The write track command is similar to the READ TRACK command. The six bytes of the parameter list are exactly the same and even the sector table entries work the same. Normally, the table has 0s as entries. Sectors that are not to be written (or rewritten) are marked with FFs (hex) while an 80 (hex) causes the command to terminate.

Command Specifications

As with the read track command, the starting address of the track buffer is initialized with a SET DMA ADDRESS command.

2.6.11. OUTPUT TO SERIAL PORT

Command code: 2B (hex)
Command length: 3 bytes
Command parameter list length: 1 byte
Command status list length: 1 byte

This command communicates with the output portion of the bit serial port on the DJDMA. The parameter byte is filled with the ASCII value that is to be transmitted to the RS-232 device connected to the port. The status byte should be initialized to either Ø or FF (hex). The command fills the status byte with a 40 (hex) when all eight data bits and two stop bits have been transmitted.

The speed of this serial port is 9600 baud and cannot be changed. Also, it is vital that the system refrain from sending new start pulses to the controller until this command has completed. Otherwise, transmission of the serial stream is aborted before any or all of the bits have been sent.

The main purpose of the port in this subsystem is to allow a user to boot-up in a system where I/O devices are not defined on the boot diskette. This port is not adequate as a system consul port and will cause the controller to run less efficiently while the port is active (there is no disk activity while the serial port is engaged in data transmission). Input serial data can also be easily lost if the controller is supervising data transfer to or from a disk drive.

The input side of this serial port does not work the same as the output and is discussed in the next command.

2.6.12. SERIAL INPUT ENABLE/DISABLE

Command Code: 2C (hex)
Command length: 2 bytes
Command parameter list length: 1 byte
Command status list length: 0 bytes

This command enables or disables input from the bit serial RS-232 port on the controller. Serial input operates in a slightly different manner than serial output. If the input side of the port is enabled, characters received by the port are deposited at location 00003E (hex).

After loading a new character at this location, the controller writes 40 (hex) at location 00003F (hex). This second location serves as a status flag for serial input and should be reset to some other value after reading the character.

In the enable/disable command, the value of the parameter byte determines whether the port is to be enabled or disabled. A Ø in this byte instructs the controller to turn off the port, while a l forces the DJDMA to enable input. At boot-up, input is enabled, but if there is no terminal connected to the board, it is automatically disabled.

2.6.13. CONTROLLER HALT

Command	code:	25 (hex)
Command	length:	2 bytes
Command	parameter list length:	Ø bytes
Command	status list length:	l byte

This command is used to halt the DJDMA controller. There are no parameters. The status byte should be initialized to 0 or FF (hex). The controller fills this byte with a 40 (hex) when the command completes. As mentioned previously, this command resets the command pointer. Hence, the next start pulse causes the controller to begin fetching commands from the channel command word address which has an initial value of 000050 (hex). This value can be changed with a command that is described below.

2.6.14. BRANCH IN CHANNEL

Command	code:	26	(hex)
Command	length:	4	bytes
Command	parameter list length:	. 3	bytes
Command	status list length:	Ø	bytes

The three parameter bytes specify a branch address for the controller. This address is the location from where the controller fetches its next command. The address bytes are arranged so that the low order byte immediately follows the command code, the middle order byte is next and the high order byte is last. There is no status code and immediately after execution, the controller picks up the next command from the branch address.

2.6.15. SET CHANNEL ADDRESS

Command	code:	27	(hex)
Command	length:	4	bytes
Command	parameter list length:	3	bytes
Command	status list length:	Ø	bytes

The three parameter bytes of this command specify a memory address. After this command has executed, start pulses from the system cause the controller to fetch its first instruction at this address. The order of the bytes is the same as the branch in channel command. There is no status byte associated with this command.

2.6.16. SET TRACK SIZE

Command Code: 2D (hex)
Command length: 4 bytes
Command parameter list length: 2 bytes
Command status list length: 1 byte

This command allows the system to change the number of tracks that the controller assumes are on a disk drive. The first byte in the parameter list describes a drive and should have values between Ø and 7. Other values cause the command to return an error and not change the track value of any drive.

The second byte must contain a hex number which is one larger than the largest numerical track on the diskette. For 35 track drives, this value is 35 since the track numbering starts at zero. For the same reason, the value is 40 for 40 track drives, 77 for 77 track drives, and 80 for 80 track drives. (All the numbers used in this paragraph are decimal. They must be changed to hexadecimal when incorporated into the command string.)

It is possible to damage a drive if seeks are performed to tracks which extend beyond the boundaries of the seek mechanism. The controller has no way to determine if a particular value is improper for a given drive. The user must exercise care in executing this command and Morrow Designs takes no responsibility for damage that occurs through its misuse.

2.6.17. READ CONTROLLER MEMORY

Command Code: AØ (hex)
Command Length: 8 bytes
Command parameter list length: 7 bytes
Command status list length: Ø bytes

The first three bytes of the parameter list specify a main memory address with bytes in ascending order (just like the other commands that required a three-byte address field.)

The next two bytes specify a count which can have values anywhere between Ø and FFFF (hex). The last two bytes specify an address in the memory of the on-board Z-8ØA microprocessor. This command transfers local memory to main memory which allows the main CPU to read the controller's memory. It is not advisable to read locations 4ØØI (hex), 8ØØI (hex), AØØØ (hex), etc., since this type of reference causes the controller to hang waiting for data from a drive when none is selected. The only way to reliably recover from this fault is to issue a reset to the system. Morrow Designs does not recommend use this command and does not support applications that make use of this command or the two that follow. This command reports no status.

2.6.18. WRITE CONTROLLER MEMORY

Command	Code:	Al	(hex)
Command	length:	8	bytes
Command	parameter list length:	7	bytes
Command	status list length:	Ø	bytes

The first three bytes of the parameter list specify a main memory address in ascending order (just like the other commands that required a three-byte address field.)

The next two specify a count that can range between Ø and FFFF (hex).

The last two bytes specify an address in the memory space of the on-board Z-80A microprocessor. This command transfers data from main memory to the memory of the controller. There are only 1024 bytes of RAM on the controller board. This RAM starts at location 1000 (hex). The only locations safe to write in are between 1030 and 127F (hex). Writing in other locations produces unpredictable results and can lead to loss of data on diskettes which are not write protected and are inserted in drives connected to the controller. Morrow Designs does not support the use of this command. This command is used in diskette format programs (included in this manual) but we strongly recommend that it not be used for other purposes). There is no status byte associated with this command.

2.6.19. EXECUTE CONTROLLER ROUTINE

Command	Code:	A2 (hex)
Command	length:	3+ bytes
Command	parameter list length:	2 bytes
Command	status list length:	Ø+ bytes

The two bytes in the parameter list specify an address in the memory space of the on-board Z-80A microprocessor. This command forces the on-board processor to branch to and begin executing instructions at this address. As with the previous command, it is extremely dangerous and should not be used by anyone except those well versed with the inner workings of the controller. The status list length is given as 0+ bytes because the length and type of status varies depending on the nature of the routine at the specified address. As with the previous two commands, Morrow Designs does not support use of this command.

2.7. Command Summary

The following tables summarize commands that are both supported and unsupported by the DJDMA.

Table 2-5. Supported Commands

- Set DMA (low, med, high)
- Read Sector (track, side/sector, drive, status)
- Write Sector (track, side/sector, drive, status)
- Sense Status (dstatl, dstat2, dstat3, status)
- Set Interrupt Request (status)
- Set Error Retry Count (count)
- Set Logical Drive (drive, type)
- Set Head Unload/Drive Deselect Timeout (revolution count)
- Read Track (track, side, drive, low, med, high, status)
- Write Track (track, side, drive, low, med, high, status)
- Serial Port Output (ASCII byte)
- Serial Input Enable/disable (control byte)
- Controller Halt (status)
- Branch in Channel (low, med, high)
- Set Channel Address (low, med, high)
- Set Track Size (drive, hitrack)

Table 2-6. Unsupported Commands

- Read CMemory (tlow, tmed, thigh, lcnt, hcnt, slow, shigh)
- Write CMemory (slow, smed, shigh, lcnt, hcnt, tlow, thigh)
- Execute Controller Routine (low, high, ..., ...)

2.8. Status Codes

STATUS CODE

The following table summarizes the DJDMA status codes.

Table 2-7. Status Code Summary

DESCRIPTION

	Normal completion - no error encountered
80	Improper Command Code
81	Improper Disk Drive Value
82	Disk Drive Not Ready
	Improper Track Value
84	Unreadable Media
	Improper Sector Header - No Sync Byte(s)
	CRC Error in Sector Header Scan
87	
88 - 8D	Compare Error in Sector Header Scan
8E	CRC Error in Data Field
8F	Improper Sector Value
90	Media Write Protected
91	Lost Data - DMA Channel did not respond
92	Lost Command - Channel did not respond

3. IEEE 696 (S-100) BUS CONSIDERATIONS

The DJDMA controller has been designed to meet the IEEE/696 proposed standard for the S-100 bus and will operate properly in any S-100 mainframe which meets this proposed standard and can accommodate temporary bus masters. In fact, the DJDMA runs in most existing S-100 systems in operation today. However, we cannot guarantee that the controller will operate in a system unless it meets all the specifications contained in the IEEE/696 document.

In transferring data from a floppy disk directly into main memory, the DJDMA assumes that the permanent master in the system will respond to bus requests by the controller fast enough so that data will not be lost. If an 8 inch double density drive is connected to the controller, a byte of data is read or written every 16 microseconds.

The transfer rate for single density 8 inch drives and double density 5 l/4 inch drives is a byte every 32 microseconds.

Single density 5 1/4 inch drives have a transfer rate of one byte every 64 microseconds. If some device, such as a front panel, holds the READY line of the bus down for extended periods during disk transfers, data is lost and the controller cannot function properly.

Morrow Designs assumes that the user has made the proper determination concerning the ability of his system to respond to bus requests from the DJDMA so that data is not lost during disk transfers. Morrow Designs is not responsible for operation of the controller in systems that cannot respond to bus requests at least as fast as those detailed above for the various types of floppy disk drives.

4. INTERRUPTS

At the lower left area of the DJDMA circuit board, just above the edge connector fingers, is a jumper area designed so users can connect the board's interrupt request bus driver to one of the nine interrupt request lines: VIØ*, VII*, VI2*, VI3*, VI4*, VI5*, VI6*, VI7*, or PINT* (See the component layout for an illustration of this area).

If the system does not use interrupts, there is no need to connect J3 to any of these lines. If J3 is not jumpered, it appears to the system that the controller has entered a pause state when it executes an interrupt request command. All activity stops (just as it does after a halt command). When the next start pulse is sent to the controller, it picks up its next instruction from the memory location immediately following the status byte of the interrupt request command (this is not the same as a halt command).

The DJDMA is shipped from the factory without any jumpering between J3 and the interrupt request lines. If the controller is to generate interrupt requests, the user must determine which of the nine possible connections is appropriate for his system. The DECISION I user reference manuals contain information about how the DJDMA communicates with the interrupt controller on the MULT-I/O and WUNDERBUSS I/O boards, and should serve as an example of how interrupts from the DJDMA could work in other systems.

5. I/O CONNECTORS

Refer to the component layout drawing included in this manual for a more complete understanding of the discussion in this section.

There are three I/O connectors at the top of the DJDMA circuit board: Pl, P2, and P3.

P3 is at the top left-hand side of the board and is the connector for the bit serial RS-232 port. It has three pins, numbered 1 through 3 from left to right. Pin-1 is the RS-232 ground signal, pin-2 is the input and pin-3 is the RS-232 output signal.

To the right of P3 is P2. P2 has 34 pins and is used to connect $5\ 1/4$ inch drives to the controller. The pins are arranged in two rows - the odd numbered pins being just above the even numbered ones. The pins are numbered 1 through 33, odd from right to left, and 2 through 34, even from right to left. All the odd numbered pins are connected to ground while the even numbered pins carry information to and from $5\ 1/4$ inch floppy disk drives.

Pl is the right-most connector and has 50 pins. This connector is used to connect 8 inch drives to the controller and has pins arranged in two rows, the same as P2. The upper pins are odd and are numbered 1 through 49, right to left. The lower pins are even and are numbered 2 to 50, right to left. As before, all odd pins are grounds while even pins carry signals between the controller and 8 inch drives.

6. JUMPERED SETTINGS

Refer to the component layout drawing included in this manual for a more complete understanding of the discussion in this section.

6.1. EPROM Replacement

The jumpered setting at J1 (located in the upper right hand corner of the board) is factory set B to C for a 2732 EPROM. It may be jumpered A to B, effectively replacing it with a 2716 EPROM. But please note that the factory setting must be maintained for proper system operation. The optional setting reduces the address space available and is only to be used in special, limited applications.

6.2. Bootstrap Program

J2 (located in the lower mid-section of the board) is jumpered B to C for conditional bootstrap operation. This mode is used for the Decision I and controllers are shipped from the factory with a jumper between these two pins.

J2 is jumpered A to B for non-bootstrap mode in systems which cannot allow a temporary master to hog the bus and intend to boot the DJDMA controller by external means.

7. BOOTSTRAP LOAD

The DJDMA performs an automatic bootstrap load at reset or poweron if J2 is jumpered B to C and a shunt jumper is placed between pins 2 and 3 of P3, or if a terminal is connected to P3. In either case, the controller halts the main CPU by taking control of the bus and reads the first 38 (hex) locations in main memory into its own local memory. Next it loads Øs into these first 38 (hex) bytes and places a short, 19 byte (decimal) handshake routine between ØØØ38 and ØØØØ4A (hex). The bus is then released. When the main CPU executes the first part of the handshake routine, the controller restores the first 38 (hex) locations of main memory to its original state. Next, 80 (hex) bytes are loaded between ØØØØ8Ø and ØØØØFF (hex) from the first sector on Track Ø of the disk. Finally, the controller writes a control byte to the handshake routine which causes the main CPU to branch to location ØØØØ8Ø (hex). A listing of the 19-byte handshake routine is given below.

Table 7-1. 19-Byte Handshake Routine

000038	21 4A ØØ	START:	LXI	H,4A
ØØØØ3B	36 ØØ		MVI	M,Ø
ØØØØ3D	7E	LOOP:	MOV	A,M
00003E	в7		ORA	· A
ØØØØ3F	CA 3D ØØ		JZ	LOOP
000042	FE 40		CPI	4ØH
000044	C2 3D ØØ		JNZ	LOOP
000047	C3 8Ø ØØ		JMP	8ØH
00004A	FF		ÐΒ	ØFFH

The controller will boot from either the first drive connected to the 8 inch port or the first drive connected to the 5 1/4 inch port. The decision as to which port to choose is determined by testing for a "drive ready" signal. The 8 inch port is tested first. The controller will alternately continue to test for "drive ready" indefinitely to allow the user time to insert a diskette. This is evidenced by the indicator lights on the disk drives. They will alternately blink as the controller checks for the ready signal.

8. BOOTING THE DJDMA

The following is the proper procedure for booting the DJDMA:

- 1. Open the door of any drive the DJDMA could boot from.
- Insert a bootstrap diskette in the boot drive WITHOUT closing the driver door.
- 3. Depress the RESET switch.
- 4. While the RESET switch is depressed, close the drive door.
- Release the RESET switch.

It is possible that the above procedure will have to be repeated twice depending on the value of location \emptyset .

If a shunt jumper across pins 2 and 3 of P3 is not in place or if a terminal is not connected to P3, the controller powers itself up in normal "cycle steal" mode and waits for commands from the system.

9. FORMATTING DISKETTES

There are no firmware commands on the DJDMA to format diskettes for two reasons: Formatting is a dangerous operation. If a diskette is in a drive with valuable information written on it, an accidental format command could destroy this data. The controller is also capable of formatting a wide variety of diskettes and the EPROM is not large enough to accommodate both the command processor code and all of the desirable format routines.

For these reasons, the format routines are loaded from main memory using the WRITE CONTROLLER MEMORY command and executed using the EXECUTE CONTROLLER ROUTINE command. A listing of two format programs for IBM soft-sectored 8 inch diskettes and North Star hard-sectored 5 1/4 inch diskettes appears as an appendix to this manual. These programs are also available on diskettes for a modest cost for those who wish to avoid using controller commands not supported in the field.

When a CP/M operating system is shipped with either a lone DJDMA controller or a disk system which includes a DJDMA controller, there are built-in commands on the system diskette which will format both types of diskettes.

Parts List

Amount	Function	Description
1	PC board	DJDMA
5	Diode	1N914
ī	Transistor	2N39Ø4
6	Transistor	2N39Ø6
•	114,1515 501	
2	Regulator	+5 volts
1	Regulator	+12 volts
1	Regulator	-12 volts
1	Resistor	1K Ohm 1/4W 5%
2	Resistor	1 Meg Ohm 1/4W 5%
1	Resistor	12K Ohm 1/4W 5%
1	Resistor	1.2K Ohm 1/4W 5%
1	Resistor	1.5K Ohm 1/4W 5%
1	Resistor	18Ø Ohm 1/4W 5%
2	Resistor	27K Ohm 1/4W 5%
4	Resistor	33Ø Ohm 1/4W 5%
11	Resistor	3.3K Ohm 1/4W 5%
1	Resistor	390 Ohm 1/4W 5%
3	Resistor	4.7K Ohm 1/4W 5%
1	Resistor	47K Ohm 1/4W 5%
_		
1	Resistor	2.0K Ohm 1/4W 1%
1	Resistor	20.0K Ohm 1/4W 1%
1	Resistor	28.ØK Ohm 1/4W 1%
1	SIP	180K 1/8W 5% (10-pin)
1	SIP	3.3K 1/8W 5% (8-pin
1	Inductor	4.7uh
1	Capacitor	.001mf ceramic disk
13	Capacitor	.luf mono cap
1	Capacitor	.Øl mylar cap
1	Capacitor	33pf silver/mica
2	Capacitor	47pf silver/mica
2	Capacitor	100pf silver/mica
1	Capacitor	1200pf silver/mica
1	Capacitor	620 pf silver/mica
8	Capacitor	luf dip. tant.
1	Crystal	4 MHz
1	tion of a	
1	PCB Header	SIN RT> NHD 3
1	PCB Header	DIN RT> HD 34
1	PCB Header	DIN RT> HD 50
2	Slide Jumpers	
2	G	600 15 5/26 5
2	Screws	632 X 5/16 Pan Phil

Parts List, Cont.

2	Hex Nuts	632
2 2	Heat Sinks Heat Sinks	Low Profile 3 Fin Slimline 5 prong
1 13 12 2 15 1	IC Socket IC Sockets IC Sockets IC Sockets IC Sockets IC Socket IC Socket IC Socket	Low Profile (8-pin) Low Profile (14-pin) Low Profile (16-pin) Low Profile (18-pin) Low Profile (20-pin) Low Profile (24-pin) Low Profile (28-pin) Low Profile (40-pin)
1	IC	1458
2	ıc	2114-3 RAM
1	IC IC	74Ø4 74Ø6
1 1 1 2 1 1 3 1 2 1 1 4 4 4 1 1 1 3	IC I	74LSØ2 74LSØ4 74LSØ8 74LS1Ø 74LS138 74LS139 74LS153 74LS221 74LS273 74LS279 74LS279 74LS299 74LS373 74LS374 74LS38 74LS393 74LS75
1	IC IC	81LS95 81LS96
1 1 5	IC IC IC	PAL FPLA PROM

Subject Index

```
BRANCH IN CHANNEL, 17
Board compatibility, 1
CONTROLLER HALT, 17
CP/M data buffer, 6
Command Pointer reset, 17
Command parameter lists, 5
Command status byte, 5
Controller
   DMA channel, 1
   microprocessor, 1
   supervision of data transfer, 1
Cycle steal mode, 24
DJDMA self boot capability, 2
DMA communication with main memory,
Dangers of formatting diskettes, 24
Data recovery, 13
Data transfer,
Drive values, 13
EXECUTE CONTROLLER ROUTINE, 19
Extended addressing, 6
TEEE standards and board compatibilty, 1
Intelligent I/O channel, 1
Interrupt request lines, 12
\frac{\mathbf{J}}{\mathbf{J}}umpering interrupt request lines, 22
Listing of DJDMA Controller Commands, 5
Listing of status byte codes, 8
Listing of valid sector values, 7
```

```
M
Master
  permanent, 1, 4 temporary, 1, 4
OUTPUT TO SERIAL PORT, 16
Permanent master, 1, 4
Port enable and terminal connection, 17
Power-up or reset pointer, 4
Primitive I/O port - DJDMA, 4
Program Counter, 4
READ CONTROLLER MEMORY, 18
READ SECTOR, 7
READ TRACK, 14
Sector transfer sample, 14
SENSE DRIVE STATUS, 9
SERIAL INPUT ENABLE/DISABLE,
SET CHANNEL ADDRESS, 17
SET DMA ADDRESS, 6
SET ERROR RETRY COUNT, 13
SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT, 14
SET INTERRUPT REQUEST, 12
SET LOGICAL DRIVE, 13
SET TRACK SIZE, 18
Serial port communication, 16
Start command, 3
Status flag for serial input, 16
Stealing bus cycles, 1
Stop command, 3
Temporary master, 1, 4
Track numbering, 8
```

 $\frac{\mathbf{U}}{\mathbf{U}}$ ndefined I/O devices, 16

WRITE CONTROLLER MEMORY, 19 WRITE SECTOR, 9 WRITE TRACK, 15

 $\frac{\mathbf{Z}}{\mathbf{Z}}$ -80A - memory transfer, 19

SOFTWARE LISTING

PAGE

0000'	31 Ø59E'	START:	LD	SP,ECODE+30H	; initialize the stack pointer
0003,	21 1030		LD	HL,1030H	;initalize command addresss
ØØØ6'	22 0161'		LD	(DOTCMD+1),HL	
ØØØ9'	21 113A		LD	HL, SDADVT	
øøøc'	22 Ø167'		LD	(ATCMD+1),HL	
øøør'	21 Ø16F'		LD	HL, SMESSG	start of program message
ØØ12'	CD ØllE'		CALL	OUTM	; send the message
0015'	CD 012A'		CALL	INPUT	get response to drive number
0018'	D2 0024'		JP	NC, DATAOK	;test for valid input
ØØ1B'	21 Ø1BA'	DEXIT:	ΓD	HL, BMESSG	;invalid input message
001E'	CD Ø11E'	-211-11	CALL	OUTM	; send the message
ØØ21 ·	C3 ØØØØ'		JP	START	go back to start of program
0024	32 Ø45D'	DATAOK:		(SINGLE+1),A	store the drive number in code
ØØ27'	21 Ø1ED'	DATHOR	LD	HL, DMESSG	type of density message
ØØ2A'	CD QIIE,		CALL	OUTM	
ØØ2D'	CD Ø12A'		CALL	INPUT	; send the message
0030.	DA ØØ1B'		JP		;wait for response
ØØ33'	E6 Ø1			C, DEXIT	test for improper input
ØØ35'			AND	1	density encoded in bit 0
0038	32 Ø32A'		ĽD	(DENSTY),A	;save for later use
	CA ØØ65'		JP	Z, SIDE	skip sector size if single density
ØØ3B'	21 Ø225'		ľD	HL, LMES SG	sector length message
ØØ3E'	CD ØllE'		CALL	OUTM	send the message
ØØ41'	CD Ø12A'		CALL	INPUT	:wait for input
0044'	DA ØØ1B'		JP	C, DEXIT	test for improper input
0047'	FE Ø3		CP	3	;futher test for improper input
0049'	CA 001B,		JP	Z, DEXIT	error exit
004C'	16 ØØ		LD	D, Ø	form offset into sector table
004E'	5F		LD	E, A	
004F'	3C		INC	À	;adjust for sector length code
0050'	32 Ø3C5'		LD	(DLCODE-DDFMT+DOUBLE), A	;store in format code
0053'	31 @16C.		LD	HL, STABLE	
0056'	19		ADD	HL, DE	
0057	7E		LD	A, M	; fetch number of sectors
ØØ58'	32 0407'		LD	(DLAST-DDFMT+DOUBLE),A	;store in format code
ØØ5B'	3E 2Ø		LD	А, 20Н	;sector length code is 80,100, or 0
ØØ5D'	87	DCNST:	ADD	A, A	
005E'	1D		DEC	E .	;decrement the sector type
ØØ5F'	F2 005D'		JP	P, DCNST	;test for cycle done
0062'	32 Ø3EF'		LD	(DSIZE-DDFMT+DOUBLE),A	;store 1/4 length in format code
0065	21 Ø265'	SIDE:	LD	HL, HMESSG	;double sided media message
ØØ68'	CD Ø11E,		CALL	OUTM	; send the message
ØØ6B'	CD Ø12A'		CALL	Input	;wait for input
006E'	DA ØØ1B'		JP	C, DEXIT	test for improper input
0071'	E6 Ø1		AND	1	discard all but bit 0
ØØ73·	32 Ø41C'		LD	(DDSBIT-DDFMT+DOUBLE), A	;store in format code double density
ØØ76'	32 Ø532'		LD	(SDSBIT-SDFMT+SINGLE), A	;store in format code single density
0079'	21 Ø151'	LOADC:	LD	HL, LSDCMD	;load single density code command
ØØ7C'	06 0a		LD	B,ØAH	;command length
ØØ7E'	CD ØØFB'		CALL	LCMD	; load the code
0081'	21 0160'		ĽD	HL, DOTCMD	format track 0 command
ØØ84°	Ø6 Ø6		LD	В, 6	; command length
ØØ86'	CD ØØFB'		CALL	LCMD	;execute the command
ØØ89'	CA ØØA8'		JP	Z, PROCED	;zero => no error
008C1	21 029A'		LD	HL, RMESSG	;drive not ready message
ØØ8F'	FE 82		CP	82H	;drive not ready error code
0091'	CA 0097'		JP	Z,\$+6	test for drive not ready
ØØ94 ·	21 Ø2D6'		LD	HL.WMESSG	drive must be write protected
					,

DJDMA/FORMAT.ASM	12-18-81	MACRO-80 3.36	17-Mar-80	PAGE	1-2

0097'	CD ØllE'		CALL	OUTM	; send the message
ØØ9A'	CD Ø12A'		CALL	INPUT	;wait for input
ØØ9D'	DA ØØ1B'		JP	C, DEXIT	;test for improper input
00A0'	E6 Ø1		AND	1	discard all but bit 0
ØØA2'	CA ØØØØ'		JP	Z, START	<pre>;zero => start the program over</pre>
ØØA5'	C3 0079'		JР	LOADC	go back and do the command over
00A8'	21 0327'	PROCED:	LD	HL, CRLF	carriage return and line feed
ØØAB'	CD Ø11E'	- 110 - 120 1	CALL	OUTM	output the string
ØØAE'	21 1050		LD	HL, SDRDY	adjusted execution address of format
ØØB1 '	3A Ø32A'		LD	A, (DENSTY)	/ w m J w
00B4 '	B7		OR	Α .	test for double density
ØØB5'	CA ØØC9'		JP	Z, CONTUE	make no adjustments for single density
ØØB8 '	21 Ø147'		LD	HL, LDDCMD	; load double density format command
ØØBB'	Ø6 ØA		LD	в, бан	command length
ØØBD'	CD ØØFB'		CALL	LCMD	; load the code into controller
ØØCØ'	21 1159		LD	HL, DDADVT	advance track execute address
ØØC3'	22 Ø167'		LD	(ATCMD+1),HL	update the command execute address
ØØC6'	21 1030		LD	HL,1030H	format execute address
ØØC9 '	22 Ø161'	CONTUE:		(DOTCMD+1),HL	update track format execute address
ØØCC'	3E 2A	0011021	LD	A, "*"	send a star for a track done
ØØCE'	CD 0114'		CALL	OUTPUT	journa a boar ros a craon dono
ØØD1'	21 Ø166'		LD	HL, ATCMD	; advance track command
ØØD4 '	Ø6 Ø6		L.D	В, 6	command length
MMD6.	CD ØØFB'		CALL	LCMD	; load the command and execute
00D9'	FE 4D		CP	4DH	; last track value (77 decimal)
ØØDB'	C2 ØØE7'		JP	NZ, FMTRCK	;zero => formatting done
ØØDE'	21 Ø312'	ENDFMT:		HL, FMESSG	; send final message
ØØE1'	CD Ø11E'	ARDITIT	CALL	OUTM	, bena zinai mesasyo
ØØE4'	C3 0000'		JP	START	;go format another disk
ØØE7'	21 Ø16Ø'	FMTRCK:		HL, DOTCMD	format a track command
ØØEA'	06 06	IMIRCK:	LD	В, 6	command length;
ØØEC,	CD 00FB.		CALL	LCMD	;load and execute the command
ØØEF'	CA MOCC,		JP	Z, CONTUE+3	;loop back for more tracks
00F2'	21 Ø29A'		LD	HL, RMESSG	drive has become not ready
ØØF5'	CD QIIE,		CALL	OUTM	fullye has become not ready
ØØF8'	C3 ØØDE'		JP	ENDFMT	;stop the formatting
2215	-5 2022		O.	BRDINI	tocob cue rormaccing
ØØFB'	11 0050	LCMD:	LD	DE,50H	start of command sequence
ØØFE'	7E	24.5.	LD	A, M	get command data
ØØFF'	12		LD	(DE),A	;load into command area
0100	23		INC	AL.	;advance the pointers
Ø1@1 °	13		INC	DE	, and and grant gr
0102'	Ø5		DEC	В	
Ø103°	C2 ØØFE'		JP	NZ,LCMD+3	test for transfer done
				-12, 24-10 . 0	, cobb 202 beamble done
0106.	D3 EF	ECMD:	OUT	(ØEFH),A	;start the controller
0108'	1 B		DEC	DE	pointer for status byte of halt cmd
0109'	1 A		LD	A, (DE)	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Ø1ØA'	В7		OR	A	test for command string done
Ø1ØB'	CA 0109'		JP	Z, ECMD+3	, and the second second
Ø1ØE'	3A ØØ53		LĐ	A, (53H)	status byte for execute command
0111'	FE 40		CP	40H	test for no error
Ø113'	C9		RET		, ***** *** *** *****
Ø114'	21 Ø15C'	OUTPUT:	LD	HL,SOCMD+1	data byte of serial output command
Ø117°	Ø6 Ø5	* - •	LD	В,5	serial output command string length
0119'	77		LĐ	M,A	store the data
Ø11A'	2B		DEC	HL	back up to pointer
Ø118'	C3 ØØFB'		JP	LCMD	;load the command and execute

DJDMA/FORMAT.ASM		12-18-81	MACRO-6	3Ø 3.36 17-Mar-8Ø	PAGE 1-3
011E' 011F' 0120' 0121' 0122' 0125' 0126' 0127' 012A' 012D' 012F' 0133' 0134' 0138' 0137' 013A' 013B' 013D' 013F' 0140' 0142' 0142' 0142'	7E B7 C8 E5 CD Ø114' E1 23 C3 Ø11E' 21 Ø03F 3E 40 96 C2 Ø12D' 77 2B 7E F5 CD Ø114' F1 E6 7F FE 30 D8 FE 34 3F D8 E6 Ø3	OUTM:	LD OR RET PUSH CALL POP INC JP LD LD SUB JP LD DEC LD PUSH CALL POP AND CP RET CP CCF RET AND	A, M A Z HL OUTPUT HL HL CUTM HL, 3FH A, 40H M NZ, INPUT+3 M, A HL A, M AF OUTPUT AF 7FH 30H C 34H	<pre>;get current byte of message ;test for end of message ;return at end of message ;save the character pointer ;output the character pointer ;recover the character pointer ;advance the character pointer ;go get the next character ;serial input status byte ;test value for status ;test for character ready ;zero => new character ready ;zero out the status byte ;back up pointer to the character ;pickup the character ;save the data ;turn it into ASCII ;test for smaller than zero ;test for larger than three ;change ASCII to binary</pre>
0146'	C 9		RET PAGE		

200.4., 200.		10 10 01	THICKO		
Ø147°	A1	LDDCMD:	DB	ØAlH	;write controller memory command
Ø148'	Ø32B'		DW	DOUBLE	;main memory address pointer
Ø14A'	ØØ		DB	Ø .	
Ø14B'	0131		DW	SINGLE-DOUBLE	byte count
Ø14D'	1030		DW	1030H	controller memory address pointer
Ø14F'	25		DB	25H	controller halt command;
Ø15Ø'	ØØ		DB	Ø	;halt command status byte
0151'	Al	LSDCMD:	DB	ØA1H	
Ø152'	Ø45C'		DW	SINGLE	
Ø154'	00		DB	Ø	
Ø155'	Ø112		DW	ECODE-SINGLE	
0157'	1030		DW	1030H	
Ø159'	25		DB	25H ·	
Ø15A'	00		DB	Ø	
Ø15B*	2B	SOCMD:	DB	2BH	joutput character to controller cmd
Ø15C'	ØØ		DB	Ø	;output data
Ø15D'	00		DB	Ø	output character command status
Ø15E'	25		DB	25H	controller halt command;
Ø15F'	ଅଷ		DB	Ø	;halt command status byte
0160'	A2	DotomD:	DB	ØA2H	;execute controller routine command
0161'	1030		DW	1030H	;format a track address
Ø163'	00		DB	Ø	:execute command status
0164	25		DB	25н	; halt command
Ø165°	00		DΒ	Ø	status byte
Ø166'	A2	ATCMD:	DВ	ØA2H	
Ø167'	113A		DW .	SDADVT	;advance the track value address
Ø169'	00		DB	Ø	
Ø16A'	25		DB	25H	
Ø16B'	99		DB	Ø	
Ø16C'	1B	STABLE:		1BH	;26 sectors per track (256 bytes)
Ø16D'	10		DB	1ØH	;15 sectors per track (512 bytes)
016E'	Ø9		DB PAGE	9	;8 sectors per track (1024 bytes)

PAGE 1-4

12-18-81 MACRO-80 3.36 17-Mar-80

DJDMA/FORMAT.ASM

```
Ø16F'
        ØDØA
                                SMESSG: DW
                                                 CRLFS
0171'
        49 42 4D 2Ø
                                        DB
                                                 "IBM Compatable 8 inch Format Program"
Ø175'
        43 6F 6D 7Ø
Ø179°
        61 74 61 62
Ø17D'
        6C 65 2Ø 38
Ø181'
        20 69 6E 63
Ø185'
        68 20 46 6F
Ø189°
        72 6D 61 74
Ø18D'
        2Ø 5Ø 72 6F
Ø191°
        67 72 61 6D
Ø195'
        ØDØA
                                        DW
                                                 CRLFS
Ø197'
        53 65 6C 65
                                        DΒ
                                                 "Select a Drive ( 0, 1, 2, or 3 ): "
Ø19B'
        63 74 2Ø 61
Ø19F'
        20 44 72 69
Ø1A3'
        76 65 2Ø 28
01A7'
        20 30 2C 20
Ø1AB'
        31 2C 2Ø 32
Ølaf'
        2C 2Ø 6F 72
Ø1B3'
        20 33 20 29
Ø1B7'
        3A 2Ø
Ø1B9'
        ØØ
                                        DB
                                                 Ø
01BA'
        ØDØA
                                BMESSG: DW
                                                 CRLFS
Ø1BC'
        49 6D 7Ø 72
                                        DΒ
                                                 "Improper input - returning to start of program"
Ø1CØ'
        6F 7Ø 65 72
Ø1C4'
        2Ø 69 6E 7Ø
Ø1C81
        75 74 2Ø 2D
Ø1CC'
        20 72 65 74
Ø1DØ'
        75 72 6E 69
Ø1 D4 '
        6E 67 2Ø 74
Ø1D8'
        6F 2Ø 73 74
Ø1DC'
        61 72 74 20
Ø1EØ*
        6F 66 2Ø 7Ø
Ø1E4'
        72 6F 67 72
Ø1E8'
        61 6D
ØlEA'
        AQDQ
                                        DW
                                                 CRLFS
Ø1EC'
        ØØ
                                        DB
ØlED'
        ØDØA
                                DMESSG: DW
                                                 CRLFS
Øler'
        53 65 6C 65
                                                 "Select double density ( 1 ) or single density ( 0 ): "
Ø1F3'
        63 74 20 64
Ø1F7'
        6F 75 62 6C
Ø1FB'
        65 20 64 65
01FF'
        6E 73 69 74
0203'
        79 20 28 20
Ø2Ø7'
        31 20 29 20
Ø2ØB'
        6F 72 2Ø 73
Ø2ØF'
        69 6E 67 6C
Ø213'
        65 20 64 65
Ø217'
        6E 73 69 74
Ø21B'
        79 20 28 20
021F'
        3Ø 2Ø 29 3A
Ø223.
        2Ø
Ø224.
        00
                                        DB
                                                 ø
Ø225'
        ØDØA
                                LMESSG: DW
                                                 CRLFS
Ø227'
        53 65 6C 65
                                        DΒ
                                                 "Select the byte length of a sector (\emptyset=256, 1=512, 2=1024): "
Ø22B'
        63 74 20 74
Ø22F'
        68 65 20 62
Ø233'
        79 74 65 20
```

```
DJDMA/FORMAT.ASM
                         12-18-81
                                          MACRO-80 3.36 17-Mar-80
                                                                             PAGE
                                                                                      1-6
  0237'
          6C 65 6E 67
  Ø23B'
          74 68 20 6F
 Ø23F'
          66 20 61 20
  Ø243'
          73 65 63 74
  Ø247'
          6F 72 20 28
          2Ø 3Ø 3D 32
  Ø24B'
  Ø24F'
          35 36 2C 2Ø
  0253'
          31 3D 35 31
  02571
          32 2C 2Ø 32
  Ø25B'
          3D 31 30 32
  Ø25F'
          34 2Ø 29 3A
          20
  Ø263'
  0264'
          ØØ
                                           DB
                                                   Ø
  Ø265'
                                  HMESSG: DW
          ØDØA
                                                   CRLF5
  0267'
          53 65 6C 65
                                                    "Select single ( \emptyset ) or double ( 1 ) sided media : "
  Ø26B'
          63 74 20 73
  Ø26F'
          69 6E 67 6C
  Ø273'
          65 20 28 20
  Ø277'
          30 20 29 20
  027B'
          6F 72 2Ø 64
  Ø27F'
          6F 75 62 6C
  Ø283'
          65 20 28 20
  0287'
          31 20 29 20
  Ø28B'
          73 69 64 65
  028F'
          64 2Ø 6D 65
  Ø293'
          64 69 61 20
  Ø297'
          3A 2Ø
  Ø299'
                                                   Ø
                                           DΒ
  Ø29A'
                                  RMESSG: DW
                                                    CRLFS
          ØDØA
                                                    "Drive not ready - restart program? ( Ø ) or cycle ( l ): "
  Ø29C'
          44 72 69 76
                                           DB
  02A0'
          65 20 6E 6F
  Ø2A4'
          74 20 72 65
  02A8'
          61 64 79 20
  Ø2AC'
          2D 2Ø 72 65
  Ø2BØ'
          73 74 61 72
  Ø2B4'
          74 20 70 72
  Ø2B8'
          6F 67 72 61
  Ø2BC'
          6D 3F 2Ø 28
  02C0'
          20 30 20 29
  Ø2C4'
          2Ø 6F 72 2Ø
  Ø2C81
          63 79 63 6C
  Ø2CC'
          65 20 28 20
          31 2Ø 29 3A
  Ø2D0'
  Ø2D4 '
          20
  Ø2D5'
          00
                                           DΒ
                                                    ø
  Ø2D6'
          ØDØA
                                  WMESSG: DW
  Ø2D8'
          57 72 69 74
                                                    "Write protected - restart program? ( 0 ) or cycle ( 1 ): "
  Ø2DC'
          65 20 70 72
  Ø2EØ'
          6F 74 65 63
  Ø2E4'
          74 65 64 20
  Ø2E8'
          2D 2Ø 72 65
  Ø2EC'
          73 74 61 72
  Ø2FØ'
          74 20 70 72
  Ø2F4'
          6F 67 72 61
  Ø2F8'
          6D 3F 2Ø 28
  Ø2FC'
          20 30 20 29
  0300.
          20 6F 72 20
  0304'
          63 79 63 6C
```

03081

65 20 28 20

DJDMA/FOR	MAT.ASM		12-18-81	MACRO-80	3.36	17-Mar-8Ø	PAGE	1-7
030C' 0310' 0311' 0312' 0314' 0318' 031C' 0320'	31 20 29 20 00 00 00 00 46 6F 72 61 74 74 6E 67 20 69 6E 69 68 65 64	6D 69 66 73	FMESSG:	DW	Ø CRLFS "Formatt	ing finished"		
0327' 0329' 032A'	000A 00 00		CRLF: DENSTY:	DB	CRLFS Ø Ø			

•

Ø32B'		DOUBLE	EQU	\$	
1030	21 4003	DD EDAM	.PHASE	1030H	
1033	CB 7E	DDFMT:	LD BIT	HL, STATUS	school that the drive is readu
1035	3E 82	NREXIT:		7,M	; check that the drive is ready
1033	C8	NKEVII:	RET	A, 82H Z	drive not ready error code
1037	CB 76		BIT	6,M	<pre>;error exit ;test for write protected</pre>
1038	3E 9Ø		LD	•	
103C	CØ		RET	A, 90H	write protected error code
103D	DD 36 ØB ØØ		LD	NZ (TV+0Du) a	;error exit
1041	3A 10C4		LD	(IX+0BH),0	reset index counter
1044	FD BE Ø1		CP	A,(DTRCK) (IY+1)	get the new track value compare with current track
1047	F5		PUSH	AF	isave the track
1048	C4 ØØA3		CALL	NZ, SEEK	move the head(s) if needed
104B	21 4001		LD	HL, DISKD	pointer to disk shift register
194E	11 4007		LD	DE, CONTRL	pointer to control port
1051	F1		POP	AF	recover the tack
1052	FE 2B		CP	2BH	compare with track 43
1054	3E Ø4		LD	A, 4	no write precompensation
1056	38 Ø2		JR	C, LOADPC	carry => track is less than 43
1058	3E 14		LD	A, 14H	;write precompensation bit set
105A	32 1081	LOADPC:		(PRECMP), A	;setup the write precompensation byte
105D	9F	20112101	SBC	A, A	push carry bit throughout accumulator
1Ø5E	F6 FE		OR	ØFEH	;low current bit now set
1060	FD A6 Ø2		AND	(IY+2)	merge with drive pattern
1063	F6 Ø2		OR	2	select side Ø
1065	FD 77 Ø2		LD	(IY+2),A	restore drive pattern
1068	F6 ØC		OR	ØCH	turn off step command
106A	32 4005		ĹĎ	(4005H),A	;update the drive register
106D	Ø6 5Ø		LD	В,50Н	;preamble length
1Ø6F	3A 4003	DDLBL1:		A, (STATUS)	,
1072	E6 1Ø		AND	INDEX	;look for index pulse
1074	20 F9		JR	NZ, DDLBL1	;wait for no index pulse present
1076	3A 4003	DDLBL2:		A, (STATUS)	, Enden France
1079	E6 10		AND	INDEX	
1Ø7B	28 F9		JR	Z,DDLBL2	; wait for leading edge of new indes pulse
1Ø7D	3E 9Ø		LD	A, 90H	;control byte - normal write/no CRC
1 <i>0</i> 7F	12		LD	(DE),A	;initialize control port
1080	3E ØØ		LD	A, Ø	,
1081		PRECMP	EQU	\$ - 1	;write precompensation & controller start
1082	32 4006		LD	(4006H),A	start the controller
1085	36 4E	DDLBL3 :		M,4EH	- · · · · · · · · · · · · · · · · · · ·
1Ø87	10 FC		DJNZ	DDLBL3	;write the preamble
1089	Ø6 ØC		LD	в, ØСН	;zero preamble length
108B	36 00	DDLBL4:	LD	M,Ø	, -
10BD	10 FC		DJNZ	DDLBL4	;write the zero preamble
108F	3E 8Ø		LD	А,80Н	control byte for 16 bit write
1Ø91	12		LD	(DE),A	; change mode
1092	36 52		LD	M,52H	first half of C2
1094	36 24		LD	M,24H	second half of C2
1Ø96	36 52		LD	м,52Н	;another C2
1098	36 24		LD	м,24Н	
109A	36 52		ΓD	м,52Н	the third C2
109C	3E 9Ø		LD	А, 90Н	control byte 8 bit write
1Ø9E	12		LD	(DE),A	change mode
1Ø9F	36 24		LD	M,24H	finish the sync bytes
10A1	36 FC		LD	M,ØFCH	;index mark

DJDMA/FORMAT.ASM	12-18-81	MACRO-80 3.36	17-Mar-8Ø	PAGE	1-9
------------------	----------	---------------	-----------	------	-----

10A3	Ø6 32		LĐ	В,32Н	;postamble length
1ØA5	36 4E	DDLBL5:	LD	M,4EH	
10A7	10 FC		DJNZ	DDLBL5	;write the postamble
					,
10A9	Ø6 ØC	DMLOOP:	T.D	B, ØCH	;zero preamble length
10AB	36 ØØ	DDLBL6:		-	Peto breample lenden
10AD	10 FC	DDTPTO:		M,Ø	
			DJNZ	DDLBL6	;write the preamble
10AF	3E 81		LD	A, 81H	;16 bit write mode w/CRC
10B1	12		LD	(DE),A	;change mode
1ØB2	36 44		LD	м,44н	;first half of Al
1ØB4	36 89		LD	м, 89н	;second half of Al
1ØB6	36 44		LD	м,44н	;second Al
1ØB8	36 89		LD	м, 89Н	
1ØBA	36 44		LD	м, 44н	third Al
1ØBC	3E 91		LD	A, 91H	; B bit write mode w/CRC
10BE	12		LD	(DE),A	change mode
1ØBF	36 89		LD	М,89Н	
10C1	36 FE			=	finish sync bytes
			LD	M,ØFEH	sector header ID byte
10C3	36 ØØ		LĐ	м, Ø	write the track number
10C4		DTRCK	EQU	\$ - 1	
10C5	36 00		LD	м,ø	;write the side
1ØC6		DSIDE	EQU	\$ - 1	
1ØC7	36 Ø1		LD	M,1	;write the sector number
1ØC8		DSECT	EQU	\$ - 1	
1ØC9	36 Ø1		LD	M,1	;sector length code
10CA		DLCODE	EQU	Ş-1	,
10CB	3E A1	DD 00DD	LD	A,ØAlH	amode to write CDC buton
1ØCD	12				mode to write CRC bytes
1ØCE	77		LD	(DE),A	;change mode
			LD	M,A	
1ØCF	77		LD	M,A	;write the CRC bytes
10D0	3E 90		LĐ	А, 90Н	reset CRC generator
1ØD2	12		LD	(DE),A	; change mode
1ØD3	Ø6 16		LD	В,16Н	:4E postamble length
1ØD5	36 4E	DDLBL7:	LD	M,4EH	•
10D7	10 FC		DJNZ	DDLBL7	;write the postamble
10D9	Ø6 ØC		LD	B, ØCH	data field preamble
100B	36 00	DDLBL8:	-	м, Ø	, and trota profinct
1ØDD	10 FC		DJNZ	DDLBL8	;write the preamble
1ØDF	3E 81		LD		
10E1	12			A,81H	;16 bit write w/CRC
			LD	(DE),A	; change mode
1ØE2	36 44		LD	М,44Н	first half of Al
1ØE4	36 89		LD	м, 89н	;second half of Al
1ØE6	36 44		LD	м,44н	; second Al
1ØE8	36 89		LD	м, 89Н	
1 ØEA	36 44		LD	М, 44Н	third Al
10EC	3E 91		LD	A, 91H	;8 bit write w/CRC
10EE	12		LD	(DE),A	; change mode
1ØEF	36 89		LD	М, 89Н	finish the 3 sync bytes
1ØF1	36 FB		LD		
				M, ØFBH	data header ID byte
10F3	Ø6 4Ø	D# 25-	LD	B, 40H	sector length divided by four
10F4	36 BE	DSIZE	EQU	Ş-1	
1ØF5	36 E5	DDLBL9:		M,ØE5H	empty sector data byte
1ØF7	36 E5		LD	M,ØE5H	
10F9	36 E5		LD	M,ØE5H	
10FB	36 E5		LD	M,ØE5H	write four fill bytes
1 0 FD	10 F6		DJNZ	DDLBL9	;test for data field write done
10FF	3E A1		LD	A, ØA1H	;CRC control byte
1101	12		LD	(DE),A	; change mode
1102	77		LD		
	, ,		2112	M,A	write the CRC bytes

DJDMA/FORM	MAT.ASM	12-18-81	MACRO-80	3.36	17-Mar-8	00 PAGE	1-10
1103	77		LD	M,A			
1104	3E 9Ø		LD	A, 9ØH		;turn off the (CRC generator
1106	12		LD	(DE),A		change mode	3
1107	3A 10C8		LD	A. (DSECT	n	;qet the sector	r number
110A	3C		INC	A	•	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	***************************************
11ØB	FE 1B		CP	1BH		;test for last	sector +1
11ØC		DLAST	EQU	Ş-1		,,,,,,	
11ØD	36 4E		LD	M, 4EH		;first byte of	postamble
110F	20 02		JR	NZ,\$+4		;zero => all se	
1111	3E Ø1		LD	A,1		,	
1113	32 1ØC8		LD	(DSECT),	A	jupdate the sec	ctor number
1116	Ø6 35		LD	B. 35H	••	;postamble leng	
1118	36 4E	DDLBLA:		M. 4EH		, Poblambie ion;	g c.r. 1000 o
111A	1Ø FC		DJNZ	DDLBLA		;write the post	tamble
111C	2Ø 8B		JR	NZ, DMLOO	Þ	intree cue bos	Cambic
111E	36 4E		LD	M, 4EH	•	;first fill by	t e
1120	Ø6 ØØ		LD	B, Ø		double sided 1	
1121		DDSBIT	EOU	\$-1		inompre etden .	
1122	3A 1ØC6	555211	LD	A, (DS IDE	:1		
1125	A8		XOR	B	••	.conditionally	switch the side byte
1126	32 1ØC6		LD	(DSIDE).	A.	supdate the sid	
1129	36 4E		LD	M, 4EH		;second fill b	
112B	Ø6 4F		LD	B, 4FH		preamble length	
112D	Ø8		EX	AF, AF			le sided status
112E	36 4E	DLBLB:	LD	M.4EH		;write a fill !	
1130	3A 4ØØ3	Dinin;	LD		ie)	intre a lill i	byce
1133	E6 10		AND	A, (STATU INDEX	10)	it for the	inder mulae
1135	28 F7		JR			;wait for the :	rudex burse
1137	Ø8		EX	Z,DLBLB AF,AF'		.ma-an-a tha di	ouble sided status
1138	28 ØF		JR	-		•	-
1138 113A	FD 7E Ø2		LD	Z, DDLBLC		;zero => track	ALITE IS done
113D	F6 ØC		OR	A, (IY+2) ØCH	-	;drive pattern	-t
113F	E6 FD		AND			turn off the	
1141	32 4005		LO	ØFDH		;change read/w	rice neads
1144	36 4E		LD	(4005H),	А	;update the con	
1146	C3 1Ø85		JР	M, 4EH		;first preamble	
1149	36 4E	DDLBLC:	- -	DDLBL3		;format the otl	
114B	36 4E	DDLBLC:		M, 4EH		trailing fill	
114D	36 4E		LD LD	M,4EH		trailing fill	
114B	AF		XOR	M,4EH		trailing fill;	pyte
1150	12			A (DE) >			
1150	3E Ø6		LD	(DE),A		turn off the	write gate
1153	32 4006		LD	A, 6			
1156	3E 40		LD	(4006H),	н	;turn off the	COUFLOTIEL
1158	3E 40		LD	A, 4ØH		;status code	
1159	3A 1ØC4	DDI nam	RET	a (nonneus			
1150 1150	3A 19C4	DDADVT:		A, (DTRCK	.)	get the curren	nt track value
115D	32 1ØC4		INC	A (DIRDOW)	_	increment	•
1160	32 10C4 C9		LD	(DTRCK),	A	restore the ne	
1100	C3		RET			return with co	urrent track value
			.DEPHASE	5			

PAGE

		-				
Ø45C	•		SINGLE	EQU	\$	
1000	2.72	aa		.PHASE	1030H	
1030		00	SDFMT:	LD	A,0	;second byte filled with proper drive number
1032		00A6		CALL	SDRIVE	select the new drive
1035				RET	NZ	return if wrong value;
1036		7E Ø2		LD	A, (IY+2)	get the drive pattern
1039	F6	ØF		OR	ØFH	side 0 and no step command
103B	32	4005		LD	(4005H),A	supdate drive control register
103E	21	9900		LD	HL,Ø	delay for the head load
1041	28		SDWAITE		HL	Address for the head food
1042			00111111	LD	A, H	
1043				OR	-	
1044		FB			L NG GDWATM	
1046		77 ØB		JR	NZ, SDWAIT	
1049				LD	(IX+ØBH),A	reset the index counter;
		ØØAØ	SDTRKØ:		HOME	;calibrate the head(s)
104C		6E		BIT	5,M	test for track zero
104E		Ø5		JR	Z, SNREXT	
1050		4003	SDRDY:	LD	HL, STATUS	
1053	CB	7E		BIT	7,M	test for the drive ready
1055	3E	82	SNREXT:	LD	A, 82H	drive not ready code
1057	C8			RET	Z Z	error exit
1058	CB	76		BIT	- 6,м	•
1.05A	3E	90		LD	A, 90H	write protect bit
105C				RET	NZ	;write protect error code
105D		36 ØB ØØ		LD		
1061	_	10B6			(IX+0BH),0	reset the index counter
1064		BE Ø1		LD	A, (STRCK)	get the new track
1067	-	ØØA3		CP	(IY+1)	compare with current track
106A				CALL	NZ, SEEK	do track seek if necessary;
		4001		ĽD	HL, DISKD	controller data register;
106D		4007		LD	DE, CONTRL	control register;
1070		28		LD	B,28H	preamble length
1Ø72		4003	SDLBL1:	LD	A, (STATUS)	-
1075	E6	10		AND	INDEX	
1077	20	F9		JR	NZ, SDLBL1	;wait for no index pulse
1079	3A	4003	SDLBL2:		A, (STATUS)	fille for no findex purse
107C	E6	10		AND	INDEX	
107E	28	F9		JR	Z,SDLBL2	wait for loading ages of way to any out-
1980		90		LD		;wait for leading edge of new index pulse
1082	12			LD	A, 9ØH	;clear the CRC register & turn on write gate
1083		44			(DE),A	change modes
1085		4006		LD	A, 44H	saingle density & start bit
1088	36		0 m z m = 4	LD	(4006H),A	start the controller
108A	10		SDLBL3:		M,ØFFH	
				DJNZ	SDLBL3	write the preamble
108C	3E	80		LD	A,80H	;16 bit write mode
108E	12	_		LD	(DE),A	change modes
108F	Ø6			LD	в, Øсн	zero preamble length
1091	36	AA _	SDLBL4:	LD	M, ØAAH	half a zero cell
1093		FC		DJNZ	SDLBL4	;write the zero preamble
1095	36	F7		LD	M,ØF7H	; first half of FC
1097		9ø		LD	A,90H	;8 bit write mode
1099	12			LD	(DE),A	
109A		7A				tchange modes
109C		1A		LD	M, 7AH	;second half of FC
109E		FF	CDI De C	LD	B, l AH	;postamble length
10A0			SDLBL5:		M,ØFFH	
TOUD	TA	FC		DJNZ	SDLBL5	;write the postamble
1ØA2	31	Ca				
TNWS	3E	8Ø	SMLOOP:	LD	А,80Н	;16 bit write mode

12-18-81

10A4	12		LD	(DE),A	; change modes
1ØA5	Ø6 ØC		LD	B,ØCH	sector header preamble length
10A7	36 AA	SDLBL6:	LD	M, ØAAH	;half a zero cell
10A9	10 FC		DJNZ	SDLBL6	;write the preamble
1ØAB	3E 81		LD	A, 81H	enable CRC & 16 bit write
1ØAD	12		LD	(DE),A	; change modes
1ØAE	36 F5		LD	M,ØF5H	first half of FE
1ØBØ	3E 91		LD	A, 91H	;enable CRC & 8 bit write
1ØB2	12		LD	(DE),A	;change modes
10B3	36 7E		LD		second half of FE
1ØB5	36 ØØ		LD	м,7ен	
10B5	36 20	Cmp.cm		M, Ø	;write the track
1ØB7	26 44	STRCK	EOn	Ş-1	
	36 00		LD	M,Ø	;write the side byte
1ØB8	34 41	SSIDE	EQU	\$-1	
1089	36 Ø1		LD	M, 1	write the sector number
1ØBA		SSECT	EQU	Ş- <u>1</u>	
1 ØBB	36 00		LD	м, Ø	;write the sector length code
10BD	3E A1		LD	A,ØAlH	
1ØBF	12		LD	(DE),A	;change modes
10C0	77		LD	M,A	_
1ØC1	77		LD	M,A	;write the CRC bytes
1ØC2	3E 9Ø		ĽD	A, 90H	reset the CRC
10C4	12		LD	(DE),A	; change modes
1ØC5	Ø6 ØB		LD	В, ØВН	sector header postamble length
1007	36 FF	SDLBL7:		M, ØFFH	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
1009	10 FC	222277	DJNZ	SDLBL7	;write the postamble
10CB	3E 8Ø		LD	А, ВØН	;16 bit write mode
10CD	12		LD	(DE),A	; change modes
1ØCE	06 0C		LD		data field preamble length;
1000	36 AA	SDLBL8:		B,ØCH	
		SDEBEG:		M,ØAAH	;half a zero cell
10D2	10 FC		DJNZ	SDLBL8	;write the preamble
10D4	3E 81		rb	A, 81H	enable CRC & 16 bit write
10D6	12		ĽD	(DE),A	; change modes
10D7	36 F5		LD	M,ØF5H	first half of FB
1ØD9	3E 91		ĽD	A, 91H	;8 bit write
10DB	12		LD	(DE),A	;change modes
10DC	36 6F		LD	M,6FH	;second half of FB
10DE	Ø6 8Ø		LD	в,80Н	sector data field length;
10e0	36 E5	SDLBL9:	LD	M,ØE5H	
10E2	10 FC		DJNZ	SDLBL9	write the data field;
10E4	3E A1		LD	A,ØAlH	
10E6	12		LD	(DE),A	;change modes
1ØE7	77		LD	M, A	•
1ØE8	77		LD	M, A	write the CRC bytes
1ØE9	3E 9Ø		LD	A, 90H	reset the CRC
10EB	12		LD	(DE),A	; change modes
1ØEC	3A 1ØBA		LD	A, (SSECT)	get the current sector
10EF	3C		INC	A, (DODGI)	· ·
1ØFØ	FE 1B		CP	1BH	;advance
10F2	36 FF				compare with 27
10F4			LD	M,ØFFH	first postamble byte
10F6	20 02 3E 01		JR	NZ,\$+4	;zero => all sectors written
			LĐ	A, 1	
10F8	32 10BA		LD	(SSECT), A	supdate the sector
10FB	Ø6 1A		LD	B, LAH	postamble length less one
1ØFD	36 FF	SDLBLA:		M.ØFFH	
10FF	10 FC		DJNZ	SDLBLA	;write the postamble
1101	2Ø 9F		JR	NZ, SMLOOP	; test for more sectors to format
1103	36 FF		LD	M,ØFFH	first fill byte;
1105	Ø6 ØØ		LD	В, Ø	;side bit

,						
1106			anan za	DO!!	0.3	
1106 1107		1.000	SDSBIT	EQU	\$-1 } (55.55)	
		1ØB8		LD	A, (SSIDE)	get the current side
110A 110B	A8	1000		XOR	B	conditionally switch side bits
		1ØB8		LD	(SSIDE), A	;update the side byte
11ØE	36			LD	M,ØFFH	write second fill byte
1110		19		LD	В,19н	preamble length less one
1112	08			EX	AF, AF	;save the double sided status
1113	36		SDLBLB:		M, ØFFH	;write a fill byte
1115		4003		LD	A, (STATUS)	
1118	E6			AND	INDEX	
llla lllc	28 Ø8	F/		JR	Z,SDLBLB	;wait for the index hole
111D	28	a to		EX	AF, AF	recover the double sided status
111D		01 7E Ø2		JR	Z,SDLBLC	;zero => single sided
1122	F6			LD	A, (IY+2)	get the drive pattern
1124	E6			OR	ØCH	turn off the step command
1126		4005		AND	ØFDH	turn on head one
1129	36			ľD	(4ØØ5H),A	supdate drive control register
1129 112B				LD	M,ØFFH	;write first preamble byte
112B		1088		JP	SDLBL3	go format the other side
1130	36	F.F.	SDLBLC:		M,ØFFH	trailing byte;
	AF			XOR	A	
1131	12			LD	(DE),A	turn off write gate;
1132	3E			LD	A, 6	
1134		4006		LD	(4006H),A	turn off the controller;
1137		40		LD	А,40Н	;status code
1139	C9			RET		
113A		10B6	SDADVT:		A, (STRCK)	get the current track
113D	3C	1000		INC	Α .	;advance track value
113E		1ØB6		LD	(STRCK),A	update the track value
1141	C9			RET		return with track value;
accn.				DEPH		
Ø56E'			ECODE	EQU	Ş	
				END		

PAGE 1-13

DJDMA/FORMAT.ASM 12-18-81 MACRO-80 3.36 17-Mar-80

```
0000'
         31 Ø4A2'
                                 START: LD
                                                   SP, ECODE+30H
ØØØ3'
        21 1030
                                           LĐ
                                                   HL, 1030H
ØØØ6'
         22 Ø177'
                                           LĐ
                                                    (DOTCMD+1),HL
ØØØ91
         3E 2Ø
                                           LD
                                                   A, 20H
ØØØB'
         32 Ø4Ø4'
                                           ĽD
                                                    (DATA-NSFMT+FORMAT), A
ØØØE'
        32 Ø4Ø6'
                                                    (CPDATA-NSFMT+FORMAT), A
                                           LD
ØØ11'
        AF
                                           XOR
ØØ12'
        32 Ø47Ø'
                                           LD
                                                   (TRACK-NSFMT+FORMAT), A
0015'
        21 Ø18C'
                                           LD
                                                   HL, SMESSG
00181
        CD 013E'
                                           CALL
                                                   OUTM
ØØ1B'
        CD Ø14A'
                                           CALL
                                                   INPUT
ØØ1E'
        D2 002A'
                                           JР
                                                   NC, DATAOK
ØØ21 '
        21 01E2'
                                 DEXIT:
                                          LD
                                                   HL, BMESSG
0024
        CD Ø13E'
                                           CALL
                                                   OUTM
0027'
        C3 ØØØØ'
                                           J₽
                                                   START
002A'
        32 Ø385'
                                 DATAOK: LD
                                                    (FORMAT+1),A
ØØ2D'
        21 Ø24D'
                                           LD
                                                   HL, LMESSG
ØØ3Ø'
        CD Ø13E'
                                           CALL
                                                   OUTM
00331
        CD Ø14A'
                                           CALL
                                                   INPUT
0036'
        DA 0021'
                                           JΡ
                                                   C, DEXIT
0039'
        FE Ø3
                                           CP
003B'
        CA 0021'
                                           JP
                                                   Z.DEXIT
003E'
        16 00
                                           LD
                                                   D,Ø
0040 .
        5F
                                           LD
                                                   E,A
0041'
        21 Ø182'
                                           LD
                                                   HL, STABLE
0044'
        19
                                           ADD
                                                   HL, DE
ØØ45'
         7E
                                           LD
                                                   A,M
00461
         32 Ø3DE'
                                           LD
                                                    (STRACK-NSFMT+FORMAT), A
0049'
                                           PUSH
                                                   DΕ
004A'
        21 Ø215'
                                           LD
                                                   HL, DMESSG
ØØ4D'
        CD Ø13E'
                                           CALL
                                                   OUTM
ØØ50'
        CD Ø14A'
                                           CALL
                                                   INPUT
ØØ53'
        Dl
                                           POP
                                                   DΕ
00541
        DA 0021'
                                           JΡ
                                                   C, DEXIT
ØØ57'
        E6 Ø1
                                           AND
                                                   1
ØØ59'
        Ø6 51
                                           LD
                                                   B, Ø51H
ØØ5B'
        CA 0065'
                                           JΡ
                                                   Z, STOREO
ØØ5E'
                                           PUSH
                                                   AF
005F'
        ØF
                                           RRCA
00600
        83
                                           ADD
                                                   A,E
0061'
        5F
                                           LD
                                                   E, A
00621
        \mathbf{F}\mathbf{1}
                                           POP
                                                   AF
0063'
        Ø6 D1
                                           LD
                                                   B,ØD1H
ØØ65'
        32 Ø3D7'
                                 STOREO: LD
                                                    (DEN1-NSFMT+FORMAT), A
ØØ68'
        78
                                           LD
                                                   A, B
00691
        32 Ø41Ø'
                                           LD
                                                    (DEN2-NSFMT+FORMAT), A
ØØ6C'
        D5
                                           PUSH
                                                   DE
006D'
        21 Ø2BF'
                                                   HL, HMESSG
                                           LD
0070
        CD 013E'
                                           CALL
                                                   MTUO
ØØ73'
        CD Ø14A'
                                           CALL
                                                   INPUT
ØØ76.
                                           POP
                                                   DE
0077'
        DA ØØ21'
                                           JΡ
                                                   C, DEXIT
ØØ7A'
        E6 Ø1
                                          AND
                                                   1
ØØ7C'
        32 Ø45Ø'
                                          \mathbf{L}\mathbf{D}
                                                    (DFLAG-NSFMT+FORMAT), A
ØØ7F*
        CA 0086'
                                           JР
                                                   Z, DATAC
ØØ82'
        07
                                           RLCA
ØØ83 '
        Ø7
                                           RLCA
```

```
0084'
         83
                                          ADD
                                                   A, E
00851
                                           LD
                                                   E, A
         5F
0086
         D5
                                 DATAC:
                                          PUSH
                                                   DΕ
ØØ871
         21 Ø282'
                                          LD
                                                   HL, NMESSG
                                          CALL
ØØ8A'
         CD Ø13E'
                                                   OUTM
008D.
         CD Ø14A'
                                          CALL
                                                   INPUT
ØØ9Ø •
                                          POP
                                                   DΕ
0091'
         DA ØØ21'
                                          JΡ
                                                   C, DEXIT
0094'
         E6 Ø1
                                          AND
                                                   1
ØØ96'
         CA ØØAE'
                                          JΡ
                                                   Z, LOADC
ØØ99'
         7B
                                          LD
                                                   A, E
009A'
         E6 80
                                          AND
                                                   80H
009C'
         3E 1Ø
                                          LD
                                                   A, 1ØH
ØØ9E'
         CA 00A6'
                                          JΡ
                                                   Z, STORED
00A1'
                                          LD
                                                   HL, TYPE-80H
         21 Ø105'
00A4'
         19
                                          ADD
                                                   HL, DE
ØØA5 *
                                          LD
                                                   A,M
         7E
ØØA6'
         32 0406
                                 STORED: LD
                                                   (CPDATA-NSFMT+FORMAT), A
00A9'
         3E E5
                                          ĽD
                                                   A,ØE5H
ØØAB'
                                          LD
                                                   (DATA-NSFMT+FORMAT), A
         32 0404'
ØØAE'
         21 0167'
                                 LOADC:
                                          LD
                                                   HL, LFDCMD
ØØB1'
         06 0A
                                          LD
                                                   B.ØAH
00B3'
         CD Ø11B'
                                          CALL
                                                   LCMD
ØØB6'
         21 Ø176'
                                          LĐ
                                                   HL, DOTCMD
ØØB9 *
         Ø6 Ø6
                                          LD
                                                   B,6
ØØBB'
         CD Ø11B'
                                          CALL
                                                   LCMD
ØØBE'
         CA ØØDD'
                                          JΡ
                                                   Z. PROCED
00Cl'
         21 Ø2F4'
                                          LD
                                                   HL, RMESSG
00C4'
         FE 82
                                          CP
                                                   82H
ØØC6'
         CA ØØCC'
                                          JΡ
                                                   Z,$+6
ØØC9 '
         21 0330'
                                          LD
                                                   HL, WMESSG
ØØCC'
         CD Ø13E'
                                           CALL
                                                   OUTM
ØØCF'
         CD Ø14A'
                                          CALL
                                                   INPUT
ØØD2 '
         DA Ø021'
                                           JΡ
                                                   C, DEXIT
ØØD5'
         E6 Ø1
                                          AND
                                                   1
ØØD7'
         CA ØØØØ'
                                           JΡ
                                                   Z, START
ØØDA'
         C3 ØØAE'
                                          JΡ
                                                   LOADC
ØØDD'
         21 0381'
                                 PROCED: LD
                                                   HL, CRLF
ØØEØ'
         CD Ø13E'
                                          CALL
                                                   OUTM
ØØE3'
         21 1Ø4F
                                          LD
                                                   HL, ENTRY
ØØE6'
         22 Ø177'
                                          LD
                                                   (DOTCMD+1),HL
                                                   A, "*"
00E9'
         3E 2A
                                 CONTUE: LD
         CD Ø134'
ØØEB'
                                           CALL
                                                   OUTPUT
ØØEE'
         21 Ø17C'
                                          LD
                                                   HL, ATCMD
ØØF1'
         Ø6 Ø6
                                          LD
                                                   B, 6
ØØF3'
         CD Ø11B'
                                           CALL
                                                   LCMD
00F6'
         47
                                          LD
                                                   B, A
00F7'
         3A Ø3DE'
                                          ĽD
                                                   A, (STRACK-NSFMT+FORMAT)
ØØFA'
                                           CP
ØØFB'
         C2 Ø1Ø7'
                                           J₽
                                                   NZ, FMTRCK
ØØFE'
         21 Ø36C'
                                  ENDFMT: LD
                                                   HL, FMESSG
Ø101 '
         CD Ø13E'
                                          CALL
                                                   OUTM
Ø104'
         C3 0000'
                                          JΡ
                                                   START
Ø107'
         21 0176'
                                 FMTRCK: LD
                                                   HL, DOTCMD
Ø1ØA'
         Ø6 Ø6
                                          LD
                                                   В,б
Ø1@C'
         CD Ø11B'
                                          CALL
                                                   LCMD
Ø10F'
         CA ØØE9'
                                           JР
                                                   Z, CONTUE
Ø112'
         21 Ø2F4'
                                           LD
                                                   HL, RMESSG
Ø115'
         CD Ø13E'
                                           CALL
                                                   MTUO
```

0118'	C3 ØØFE'		JP	ENDFMT
Ø11B'	11 0050	LCMD:	LD	DE,50H
ØllE'	7E	BCHD.	LD	A, M
ØllF	12		LD	(DE),A
0120	23		INC	HL
0121	13		INC	DE
Ø122·	Ø5		DEC	DE B
Ø123·	C2 Ø11E'		JP	NZ,LCMD+3
	72 722		01	MB, DCMD F3
Ø126'	D3 EF	ECMD:	OUT	(ØEFH),A
Ø128'	1B		DEC	DE
0129.	1A		LD	A, (DE)
Ø12A'	B7		OR	A
Ø12B'	CA Ø129'		JР	Z, ECMD+3
Ø12E'	3A Ø053		LD	A, (53H)
Ø131'	FE 40		CP	40H
0133,	C9		RET	
Ø134'	21 Ø172'	OHE DIM.	T.D.	UT 000W5.1
Ø137'	Ø6 Ø5	OUTPUT:		HL, SOCMD+1
0139'	77		LD LD	B, 5
Ø13A'	2B			M, A
Ø13B'	C3 Ø11B'		DEC	HL,
0155	C3 B11B		JP	LCMD
Ø13E'	7E	OUTM:	ľD	A, M
Ø13F1	В7		OR	A
Ø14Ø'	C8		RET	Z
Ø141'	E5		PUSH	HL
Ø142'	CD Ø134'		CALL	OUTPUT
Ø145'	E1		POP	HL
0146'	23		INC	HL
Ø147'	C3 Ø13E'		JP	OUTM
Ø14A'	21 ØØ3F	INPUT:	LD	HL,3FH
Ø14D'	3E 4Ø	IMIOI.	LD	A. 40H
Ø14F'	96		SUB	M
0150'	C2 Ø14D'		JP	NZ, INPUT+3
Ø153'	77		LD	M,A
Ø154 '	2B		DEC	HL
Ø155·	7E		LD.	A,M
Ø156°	F5		PUSH	AF
Ø157'	CD Ø134'		CALL	OUTPUT
Ø15A'	F1		POP	AF
Ø15B'	E6 7F		AND	7FH
Ø15D'	FE 30		CP	3ØH
Ø15F'	D8		RET	C
0160.	FE 34		CP	34H
0162'	3F		CCF	~ ···
0163'	D8		RET	С
0164	E6 Ø3		AND	3
Ø166'	C9		RET	-
			PAGE	

0167	•	Al	LFDCMD:	DB	ØA1H
Ø168		Ø384°		DW	FORMAT
Ø16A	•	ØØ		DB	Ø
Ø16B	1	ØØEE		DW	ECODE-FORMAT
Ø16D	•	1030		D₩	1Ø3ØH
Ø16F	•	25		DB	25H
0170	•	0 0		DB	Ø
Ø171	•	2B	SOCMD:	DB	2BH
Ø172	•	ØØ		DB	Ø
Ø173	•	ØØ		DB	Ø
0174	•	25		DB	25H
Ø175	•	00		DB	Ø
0176	•	A2	DOT CMD:	DB	ØA2H
Ø177	•	1030		DW	1Ø3ØH
Ø179	•	00		DB	Ø
Ø17A	•	25		DB	25H
Ø17B	•	00		DB	Ø
Ø17C	•	A2	ATCMD:	DB	ØA2H
Ø17D		1114		D₩	ADVTRK
Ø17F	•	00		DB	Ø
0180	•	25		DB	25H
Ø181	•	00		DΒ	Ø
0182	•	23	STABLE:	DB	35
Ø183	•	28		DB	40
0184	•	5Ø		DB	80
0185	•	90	TYPE:	DВ	9ØH
Ø186	• .	AØ		DB	ØAØH
Ø187		CØ		DB	ØСØН
0188		00		DB	Ø
Ø189	•	FØ		DB	ØFØH
Ø18A		DØ		DB	ØDØH
Ø18B	•	EØ		DB	ØEØH
				PAGE	

```
Ø253'
        63 74 20 74
Ø257'
        68 65 2Ø 6E
Ø25B'
        75 6D 62 65
Ø25F*
        72 2Ø 6F 66
Ø263'
        20 74 72 61
Ø267'
        63 6B 73 2Ø
Ø26B'
        28 20 30 3D
026F'
        33 35 2C 2Ø
Ø273'
        31 3D 34 3Ø
Ø277'
        2C 2Ø 32 3D
Ø27B'
        38 30 20 29
027F'
        3A 2Ø
Ø281'
                                        DΒ
Ø282'
        ØDØA
                               NMESSG: DW
                                                CRLFS
0284'
        53 65 6C 65
                                        DB
                                                "Select North Star ( Ø ) or CP/M ( l ) data compatibility: "
0288
        63 74 20 4E
Ø28C*
        6F 72 74 68
Ø29Ø'
        20 53 74 61
        72 20 28 20
Ø294'
Ø298'
        30 20 29 20
Ø29C1
        6F 72 2Ø 43
Ø2AØ'
        5Ø 2F 4D 2Ø
Ø2A4'
        28 20 31 20
02A8'
        29 20 64 61
Ø2AC1
        74 61 20 63
Ø2BØ'
        6F 6D 7Ø 61
Ø2B4'
        74 69 62 69
02B8'
        6C 69 74 79
Ø2BC'
        3A 2Ø
02BE'
        00
                                        DΒ
                                                Ø
Ø2BF'
        ØDØA
                               HMESSG: DW
                                                CRLFS
Ø2C1'
        53 65 6C 65
                                        DΒ
                                                "Select single ( Ø ) or double ( l ) sided media : "
Ø2C5'
        63 74 20 73
Ø2C9'
        69 6E 67 6C
Ø2CD'
        65 2Ø 28 2Ø
Ø2D1 '
        30 20 29 20
Ø2D5'
        6F 72 2Ø 64
Ø2D9'
        6F 75 62 6C
Ø2DD'
        65 20 28 20
Ø2E1 '
        31 20 29 20
Ø2E5'
        73 69 64 65
Ø2E9'
        64 2Ø 6D 65
Ø2ED'
        64 69 61 20
Ø2F1'
        3A 2Ø
Ø2F3'
        00
                                        DΒ
Ø2F4'
        ØDØA.
                               RMESSG: DW
                                                CRLFS
Ø2F6'
        44 72 69 76
                                                "Drive not ready - restart program? ( Ø ) or cycle ( 1 ): "
Ø2FA'
        65 2Ø 6E 6F
02FE'
        74 20 72 65
0302'
        61 64 79 20
0306'
        2D 2Ø 72 65
Ø3ØA 1
        73 74 61 72
Ø3ØE'
        74 20 70 72
Ø312'
        6F 67 72 61
Ø316'
        6D 3F 2Ø 28
Ø31A'
        20 30 20 29
Ø31E'
        2Ø 6F 72 2Ø
0322.
        63 79 63 6C
Ø326'
        65 20 28 20
```

PAGE

PAGE

1-7

DJDMA/FORMAT.ASM 5 INCH 12-20-81 MACRO-80 3.36 17-Mar-80


1-8

				•
Ø384'		FORMAT	EQU	\$
			.PHASE	1030Н
1030	3E 00	NSFMT:	LD	A, Ø
1032	CD 00A6		CALL	SDRIVE
1035	CØ		ret	NZ
1036	DD 36 ØB ØØ		LD	(IX+ØBH),Ø
1Ø3A	FD 7E Ø2		LD	A,(IY+2)
1Ø3D	F6 ØE		OR	ØEH
103F	32 4004		LD	(4004H),A
1042	CD 00A9		CALL	HSYNC
1045	3E 82	NREXIT:	ΓD	A,82H
1947	CB		RET	${f z}$
1048	CD ØØAØ	TRACKØ:	CALL	HOME
104B	CB 6E		BIT	5,M
1Ø4D	28 F6		JR	Z, NREXIT
1Ø4F	DD 36 ØB ØØ	ENTRY:	ĻD	(IX+ØBH),Ø
1Ø53	3A 111C		LD	A, (TRACK)
1Ø56	FD BE Ø1		CP	(IY+1)
1059	C4 ØØA3		CALL	NZ, SEEK
105C	3A 4003		LD	A, (4003H)
105F	E6 4Ø		AND	40H
1061	3E 9Ø .		LD	A, 90H
1063	CØ		RET	NZ
1064	DD 36 ØA 8Ø		LD	(IX+ØAH),8ØH
1068	CD 00A9	WSECTØ:	_	HSYNC
106B	28 D8	MDEC 10:	JR	Z,NREXIT
	AF		XOR	A A
106D	-		CP	
106E	DD BE ØA			(IX+ØAH)
1071	20 F5		JR	NZ, WSECTØ
1073	3E 9Ø		LD	A, 90H
1075	32 4007		LD	(CONTRL),A
1078	21 4001		LD	HL, DISKD
107B	ØE ØØ		ΓD	C, Ø
107D	DD 71 Ø9		LD	(IX+9),C
1080	Ø6 11		LD	В, 11Н
1Ø82	3E 00		LD	A,Ø
1083		DEN1	EQU	Ş-1
1084	1F		RRA	
1Ø85	3E 64		LD	А,64Н
1Ø87	30 0F		JR	NC, CSTART
1Ø89	3E 18		LD	A,18H
1.08A		STRACK	EQU	\$-1
108B	1F		RRA	
108C	C6 Ø5		ADD	A,5
1Ø8E	FD BE Ø1		CP	(IY+1)
1091	9F		SBC	A, A
1092	E6 10		AND	10H
1094	F6 24		OR	24H
1Ø96	Ø6 2Ø		LĐ	В, 20Н
1Ø98	32 4006	CSTART:		(4006H),A
				/ / ***
109B	36 00	ZEROW:	LD	M,Ø
1Ø9D	E3		EX	(SP) HL
109E	E3		EX	(SP),HL
109F	10 FA		DJNZ	ZEROW
10A1	3A 1Ø83		LD	A, (DEN1)
10A1 10A4	5R 1865 87		OR	A, (DENI)
TRIWA	13 (OK.	n

```
28 Ø4
10A5
                                            JR
                                                     Z, LASTS
10A7
         36 FB
                                                     M,ØFBH
                                            LD
10A9
         E3
                                            EX
                                                     (SP),HL
10AA
         E3
                                            EX
                                                     (SP),HL
1ØAB
         36 FB
                                  LASTS:
                                            LD
                                                     M, ØFBH
1ØAD
         Ø6 5C
                                            LD
                                                     B, 5CH
10AF
         1E 2Ø
                                                     E, 20H
                                            LD
1ØBØ
                                            EQU
                                                     ş-1
                                   DATA
1ØB1
         16 20
                                                     D, 20H
                                            LD
10B2
                                  CPDATA
                                           EQU
                                                     $-1
10B3
         AF
                                            XOR
                                                     Α
10B4
         E3
                                  D1LOOP: EX
                                                     (SP),HL
10B5
         E3
                                            EX
                                                     (SP),HL
10B6
         73
                                            \mathbf{L}\mathbf{D}
                                                     M,E
10B7
         AΒ
                                            XOR
                                                     E
10B8
         07
                                            RLCA
1ØB9
         10 F9
                                            DJNZ
                                                     DILOOP
1ØBB
         Ø6 51
                                            LD
                                                     B,51H
1ØBC
                                  DEN2
                                            EQU
                                                     $-1
1ØBD
         E3
                                            EX
                                                     (SP),HL
1ØBE
         E3
                                            ΕX
                                                     (SP),HL
10BF
         72
                                            LD
                                                     M,D
1000
         AA
                                            XOR
                                                     D
1001
         Ø7
                                            RLCA
10C2
         Ø8
                                            EΧ
                                                     AF, AF'
10C3
         7B
                                            LD
                                                     A, E
10C4
         32 1ØB2
                                            LD
                                                     (CPDATA),A
1ØC7
         Ø8
                                            EΧ
                                                     AF, AF
10C8
         E3
                                            EΧ
                                                     (SP),HL
1009
         E3
                                            EΧ
                                                     (SP),HL
10CA
         73
                                            LD
                                                     M,E
1ØCB
         AB
                                            XOR
                                                     E
1ØC¢
         07
                                            RLCA
1ØCD
         E3
                                  D2LOOP: EX
                                                     (SP),HL
10CE
         E3
                                            EX
                                                     (SP),HL
10CF
         73
                                            LD
                                                     M,E
1000
         AB
                                           XOR
                                                     E
1ØD1
         Ø7
                                            RLCA
10D2
         E3
                                            EΧ
                                                     (SP),HL
1ØD3
         E3
                                            ЕX
                                                     (SP),HL
10D4
         73
                                            LD
                                                     M,E
1ØD5
         AB
                                            XOR
                                                     E.
10D6
         Ø7
                                            RLCA
10D7
         10 P4
                                            DJNZ
                                                     D2LOOP
1ØD9
         ЕЭ
                                            EΧ
                                                     (SP),HL
10DA
         E3
                                            EX
                                                     (SP),HL
10DB
         77
                                            LD
                                                     M,A
10DC
         3A 1Ø83
                                            LD
                                                     A, (DEN1)
10DF
         B7
                                            OR
                                                     Α
10E0
10E2
         Ø6 11
                                            LD
                                                     B, 11H
         28 Ø2
                                            JR
                                                     Z,$+4
1ØE4
         Ø6 2Ø
                                            LD
                                                     B, 20H
1ØE6
         E3
                                  ILOOP:
                                           EΧ
                                                     (SP),HL
10E7
         E3
                                            EX
                                                     (SP),HL
10E8
         73
                                           \mathbf{L}\mathbf{D}
                                                     M,E
1ØE9
         3A 4003
                                           LD
                                                     A, (STATUS)
10EC
         E6 10
                                           AND
                                                     1NDEX
10EE
         28 F6
                                            JR
                                                     Z, ILOOP
10F0
         ØC
                                                     Ç
                                            INC
```

DJDMA/FOR	MAT.ASM 5	INCH 12-20-81	MACRO-80	3.36	17-Mar-80	PAGE 1-10	
10F1 10F3 10F4	3E ØA B9 2Ø A5		CP	A,ØAH C NZ,ZEROW	i		
10F6 10F8 10FB	ØE ØØ 3A 111D EE ØØ		LD XOR	C,Ø A,(DSIDE Ø	2)		
10FC 10FD 1100	32 111D 28 ØC	DFLAG	LD JR	\$-1 (DSIDE), Z,FTDONE	S		
1102 1105 1107	FD 7E Ø2 F6 ØE E6 FD		OR AND	A,(IY+2) ØEH ØFDH (4004H),			
1109 1100 110E 1111	32 4004 18 8D 32 4007 3E 40	FTDONE:	JR LD	ZEROW (CONTRL) A,40H		urn off write gate	
1113 1114 1117	C9 3A 111C 3C	ADVTRK:	RET LD	A, (TRACK A	78	et the current track	
1118 1118 111C	32 111C C9 ØØ	TRACK:	LD RET Ø	(TRACK),		ppdate the track value return with track value	
111D	ØØ	DSIDE:	Ø .Dephase				
0472'		ECODE	equ end	\$			

COMPONENT LAYOUT/SCHEMATIC



Disk Jockey / DMA Component Layout