**THE ITHACA INTERSYSTEMS SERIES II SIXTY-FOUR KILOBYTE DYNAMIC MEMORY FOR THE IEEE 696 / S-100 BUS**

© Copyright 1980 by Ithaca Intersystems, Inc. Manual Revision 0

# TABLE OF CONTENTS



#### Congratulations!

You have chosen one of InterSystems new Series II memory boards, the most flexible and reliable memory units for the S-100 bus.

As with all InterSystems Series II products, these memory units have been designed to take advantage of all the extensions and specifications of the new IEEE S-100 bus specification, and yet remain compatible with the majority of pre-standard S-100 boards.

This owner's manual has been prepared to acquaint you with your memory unit and to serve as an aid in achieving its optimum use. In Section 1, the general design and features of the unit are discussed. In Section 2, specific instructions are given for the configuration of the board in your system. Section 3 contains technical reference information, and the last sections contain the parts list and schematic.

If you have any problems with the memory unit in your system, give us a .call at (607) 257-0190; our technical support personnel will be glad to assist you.

#### $- 1 - 64$  K DYNAMIC MEMORY

Introduction and General Information

1.1 Features

1.2 Service Information

Receiving Inspection Warranty Information Replacement Parts Factory Service Contacting InterSystems

1.3 Data Transfer on the S-100 Bus

Memory Organization Word Transfers Byte Transfers

## 1.1 Features

The InterSystems 64K Dynamic RAN board is the first S-lOO dynamic memory board to take full advantage of the recent IEEE specification. Its features include:

- \* Byte or Word Data Transfer. Whether you're using an 8 bit processor or one of the new 16 bit processors, the board's data bus automatically adjusts to the requested word width. You can even run a 16 bit processor and an 8 bit Direct Memory Access Controller concurrently in the same bus.
- \* Standard or Extended Addressing. The memory board may be addressed in either the standard 16 bit address space (64K), or in the extended 24 bit address space (16 megabytes).
- \* Onboard arbitration and sequencing logic. This circuitry allows continuous DHA transfers of any size and error-free operation during waits, halts, or resets.
- \* High Speed Operation. The board may be configured for either 2 mHz or 4 mHz operation without wait states. All timing is completely IEEE S-100.
- Precise delay line timing. There are no one shots, oscillators, or RC delays.
- \* Uses both transparent and default refresh.
- \* . Compatible with front panels.
- \* Designed to use either 4115 or 4116 type memory chips.
- \* Phantom' and Error. These new S-100 bootstrapping and memory protection. lines assist in
- \*' Low Power/Low Heat Design. Low power not only means less drain on the system power supply, but higher reliability and longer chip life as well.
- \* Damped Array. All lines driving the memory array include small series damping resistors, reducing array noise and improving reliability.
- \* Wait State Generator. One wait state may optionally be generated on the board for Ml or any board access.

# 1.2 Service Information

# Receiving Inspection

When your InterSystems Memory Module arrives, examine the shipping container for signs of possible damage to the contents during transit. Then inspect the contents for damage. (We advise that you save the shipping container for use in returning the module to InterSystems, should it become necessary to do so.)

Any apparent damage should be reported to InterSystems at once. Please write us describing the problem so that we can take appropriate action.

Warranty Information

In brief, your assembled and tested InterSystems Memory Module, and all parts supplied, are warranted against defects in materials and workmanship for a period of 1 year from the date of purchase. Refer to Appendix I for the complete Statement of Warranty.

Replacement Parts

If you find a bad component on your Memory Module, a memory chip for example, return it to us with <sup>a</sup> letter. We will replace it and return it with a "no charge" invoice if the unit is under warranty. Out-of-warranty parts prices may be confirmed by telephone.

Factory Service

InterSystems provides a factory repair service for all of its products. Before returning the module to InterSystems, first obtain a Return Authorization Number from our Technical -Service Dept. This may be done by calling us, sending us a TWX, or by writing to us. After the return has been authorized, proceed as follows:

- 1) Write a letter describing the problem.
- 2) Describe your system to us, list boards by manufacturer and name.
- 3) Include Xerox copies of the schematics of boards by manufacturers other than InterSystems.
- 4) Include the Return Authorization Number.
- 5) Pack the above information in a container suitable to the method of shipment.
- 6) Ship prepaid to InterSystems.

Your module will be repaired as soon as possible after receipt and return shipped to you prepaid.

# $-$  5  $-$  64 K DYNAMIC MEMORY

# Contacting InterSystems:

The following apply for both correspondence and service.

Ithaca InterSystems Inc. 1650 Hanshaw Rd. P.O. Box 91 Ithaca N.Y. U.S.A. 14850



# In Europe:

Ithaca InterSystems Ltd. 58 Crouch Hall Rd London N8 8HG. U.K.

Telephone Telex 01-341-2447 299568

#### 1.3 Data Transfer on the S-100 Bus

The S-100 data bus supports both byte-parallel (8 bit) and word-parallel (16 bit) data transfers, hence allowing both 8 bit and 16 bit processors to use the same memory boards, or even to co-exist in a single system. For 8 bit data transfers the 16 data lines are grouped into two uni-directiona1 8 bit busses, the Data In Bus and the Data Out Bus. For 16 bit data transfers, the two uni-directional busses are ganged to form a single 16 bit bi-directional data path.

An additional status line has been assigned to control the grouping of the data lines, called Sixteen Request (sSXTRQ). This line is asserted when the processor requests a 16 bit data transfer on the bus. Eight bit processors do not generate this line, and hence the data transfer proceeds in byte mode.

#### Memory Organization

To be capable of both 8 bit and 16 bit parallel transfers memory is organized as four banks of 8 bit memory, two banks for the most significant byte of the 16 bit word, and two banks for the least significant byte. These banks may be activated either together or separately, depending on the condition of the sixteen request status line and board jumpers. Using 4116 type memory chips, each bank is  $16,384 \times 8$  bits. Using 4115 type memory chips, each bank is 8,192 x 8 bits. This basic memory organization is shown in Figure 1.



Memory in S-100 systems is always addressed as bytes. And since a word is composed of two bytes, the least significant address bit, AO, is not considered in address decoding for word (16 bit) references. For byte references, however, the AO bit selects either the most significant byte or the least significant byte within the addressed word. See figure 2.

 $64$  K DYNAMIC MEMORY  $-8$  -





Word Transfers

For word, or 16 bit, data transfers the processor asserts the word memory address on address lines A1-A23 (A15 for short address systems), and the Sixteen Request line.

During a write operation, data is output from the processor on the 16 data lines. The least significant data byte is routed to the data lines of the least significant memory bank via the DO lines. The 2 to 1 multiplexer on the data input lines of the most significant bank is selected such that the most significant data byte, asserted by the processor on the DI lines, is routed to the data input lines of the most significant bank. The write strobe from the processor writes the data into both banks simultaneously. See Figure 3. (See Appendix II regarding the polarity of AO).



The 16 bit read operation follows a converse path. Data to be input to the processor is routed from the memory array banks to buffer-latches A and C (Figure 4) and then to the data lines on the bus during the read strobe. Again the data from the most significant byte is routed via the DI bus, and data from the least significant byte via the DO bus.



# Byte Transfers

If the Sixteen Request line is not asserted, the memory reference is conducted as a single byte transfer.

Figure 5 shows the data path for an 8 bit write operation. Data is asserted by the processor on the Data Out Bus, where it is connected to the data input lines of all four memory banks; the data input lines of the least significant bank are connected directly to the DO lines, and the data input lines of the most significant bank are connected to the DO lines through the 2 to 1 multiplexer controlled by the Sixteen Request line.



Two address bits are decoded to select which bank will be written into.

The 8 bit read operation is illustrated in Figure 6. Again, two address bits are decoded to enable one of the four banks. Only one of the buffers, A or B, will be enabled, depending on the condition of an address bit. The AD bit is used to select the least or most significant banks if <sup>16</sup> bit transfers are used. In this case, even and odd bytes are in different banks. If the A14 or A13 bits are used, each bank contains a contiguous block of bytes, both even and odd. This allows the board to be populated with memory chips, one bank at a time. The selected buffer gates the correct byte onto the Data In Bus, where it is input by the processor.



Section 2

Board Setup and Installation

2.1 SW1, Bank Enabling

2.2 SW2, Extended Addressing

2.3 Jumper Summary

2.4 Jumper Reference and Definitions

2.5 Installing the board and Checkout

2.0 Board Setup

This section of the manual describes how to set the memory board up for operation in your system, how to install the board, and what to do if the board does not work properly.

2.1 SW1 SW1 is used to enable the individual memory banks. (shorting) a DIP switch in SW1 enables one bank. A bank is turned off (no read or write operations) when its respective DIP switch is left open. A turned off bank is refreshed. Closing



During 16 bit transfers, Banks 1 and 2 or Banks 3 and 4 are decoded simultaneously. Therefore the switches must be turned on as pairs: 1-2, 3-4. If only <sup>8</sup> bit transfers are used, the bank decoding circuitry can be set by jumpers so that odd numbers of banks can be used. Table I gives the byte and word addresses contained in each bank for the different jumper-selectable modes of operation of the RAM board. As an example of the use of this table, suppose that

you want to operate the board with 4115 type memory chips and you only need additional 8 bit memory from 48K to 56K. First refer to the Jumper Section of this manual and configure the RM1 board for the type of processor in your system and for 4115 type memory. From Table I, you find under the heading "4115 8 bit transfers only" that with jumper J18 set to the C position, bank 3 is decoded from 48K to 56K. Therefore, referring to Figure 7, you close SW1 position 3 to enable bank 3. In this case, only Bank 3 needs memory chips. The other banks can be disabled by leaving the other switches in SW1 open and other memory or memory-mapped boards can occupy the address spaces  $0 - 48K$  and  $56K - 64K$ .

```
Table I
```
Byte and Word Locations 4116 8/16 bit transfers Banks 1 .and 2: 0-32767 (32k) bytes or 0-16383 words. Banks 3 and 4: 32768 (32k)-65535 (64k) bytes of 16384-32767 words. (Even bytes in banks 1 and 3).\* 4116 8 bit transfers only Bank 1: 0-16383 (16k) bytes. Bank 2: 16384 (16k)-32767 (32k) bytes. Bank 3: 32768 (32k)-49151 (48k) bytes. Bank 4: 49152 (48k)-65535 (64k) bytes. 4115 8/16 bit transfers JI8-B Banks 1 and 2: 0-16383 (16k) bytes or 0-8191 words. Banks 3 and 4: 16384 (16k)-32767 (32k) bytes or 8192-16383 words. (Even bytes in banks 1 and 3).\* JI8-C Banks 1 and 2: 32768 (32k)-49151 (48k) bytes or 16384-34575 words. Banks 3 and 4: 49152 (48k)-65535 (64k) bytes or 24576-32767 words. (Even bytes' in banks 1 and 3).\* 4115 8 bit transfers only J18-B Bank 1: 0-8191 (8k) bytes. Bank 2: 8192 (8k)-16383 (16k) bytes. Bank 3: 16384 (16k)-24575 (24k) bytes. Bank 4: 24576 (24k)-32767 (32k) bytes. JI8-C Bank 1: 32768 (32k)-40959 (4Ok) bytes. Bank 2: 40960 (40k)-49151 (48k) bytes. Bank 3: 49152 (48k)-57343 (56k) bytes. Bank 4: 57344 (56k)-65535 (64k) bytes. See appendix II regarding the polarity of AO.

2.2 SW2 While SW1 is used to enable the 8 or 16K banks in a 64K memory space, SW2 is used to enable the operation of the RAH board in one of 256 possible 64K memory segments. This provides a total address range of 16 megabytes. The four RAM banks are decoded in the same 64K segment. In systems using only 16 address lines (64K space), SW2 is disabled by setting jumper J19 to the <sup>A</sup> position. In systems using the extended <sup>24</sup> bit address bus, SW2 is enabled by setting J19 to B. The eight DIP switches in SW2 are set to the starting binary address of the desired 64K segment.



For example, the second  $64K$  segment,  $65K - 128K$ , would have a starting binary address of 00000001. Therefore switch position 1 would be opened and the other seven positions would be closed.



64 K DYNAHIC MEHORY  $-18$  -

#### 2.3 Jumper Summary

L

There are twenty jumper areas on the 64K RAM board. They are used to set up the board for different processors and processor speeds, and to select the method of memory organization and addressing. Each jumper area consists of from 1 to 4 boxes. Each box contains a group of plated-through holes spaced 0.1" apart. Figure 9 shows the board location of the boxes. To configure a jumper area, one connection per box is made between adjacent plated-through The connection is either made by a printed circuit trace on the solder side of the board or by a shunt that slides onto 0.040 inch square posts that are soldered into the plated-through holes. To change a connection made by a printed circuit trace, the trace must be cut between the plated-through holes. All of the possible connections within a jumper area are given letter names and are called "jumper positions." The letter names run A B C... from left to right or from top to bottom depending upon the orientation of the jumper. As an example, Figure 10 shows two of the jumpers on the board.



The Jl jumper area is composed of a single box with three plated-through holes. There are two possible shunt positions. The position between holes A and B is named Jl :A-B. The position between holes Band C is named Jl:B-C. The J10 jumper area is composed of two boxes containing a total of eight plated-through holes. The two possible shunt positions per box are marked with dotted lines in the Figure. The position between the top pair of holes is named JIO-A. The position between the bottom pair is named J10-D.

Table II summarizes how to set the jumpers for some common combinations of processors' and operating modes. Appendix III of this manual will extend Table II by including additional types of processor boards.

Table II



2.4 Jumper'Reference and Definitions

If your system's configuration is not included in Table II or Appendix III, then you will have to set the jumpers individually. This section explains the function of each jumper box and lists the options that can be selected by each jumper position. This section also includes a short list of definitions of terms used to describe the jumper functions, and groups related jumper areas together under their functions. When configuring the RAM board for the following options, refer to the listed jumper areas:



Definitions



Default Refresh: A refresh cycle triggered by counters on the RAM board without regard to the type of processor cycle.

RAS Precharge Time: The time between the end of a RAS pulse and the start of another.

External-Refresh The decision that is made to service either an Request Arbitration: external or a refresh cycle request signal first.

pSYNC: An S-100 control signal that indicates the start of a processor cycle.

s8XNREQ: An S-100 status line. Driven low when a bus master requests a 16 bit data transfer.

sNENR:

An 8-100 status line. Indicates a memory read cycle.

sH1:

An 8-100 status line. Indicates an instruction fetch cycle.

MWRITE:

An 8-100 control signal that is used to strobe data into memory.

Jumper Reference

 $\frac{A \qquad P \qquad C}{P}$ <sup>J</sup> 1: **I0-.-0--0 ) "I:**

J1 selects the default refresh rate.

- A-B Processor speed: 2mHz, default refresh every 32 us. 4mHz, default refresh every 16 us.
- B-C Processor speed: 2mHz, default refresh every 16 us. 4mHz, default refresh every 8 us.

J2 selects a signal (MI, shifted NI, or grd) which is used to enable the start of a transparent refresh cycle during an External Clear pulse. This allows a transparent refresh cycle to occur immediately after the RAS precharge time of instruction fetch cycles. Shifted Ml is selected when Ml would not stay high until the RAS precharge time.

A-B Shifted MI selected, normally used at 4mHz and with a CPU that does not latch the MI status line.

B-C MI selected, normally used at 2mHz or with CPUs that latch the MI status line.

B-Grd Disables transparent refresh.

J3-J4:





J3 provides space for a resistor. J4 provides space for a capacitor. The board is normally delivered with J3 shorted and J4 open. The resistor and the capacitor are used to delay the clock into the refresh counter. The purpose of this delay is to prevent a default Refresh request signal from occurring. at exactly the same time as an external cycle request. This could cause an arbitration error. The RC delay is normally not needed because jumper J9 provides four different times for default requests to occur.

J5:  $\sqrt{2}$  An external cycle during write can be started either at the beginning of the MWRITE pulse or earlier in the processor's write cycle during the pSYNC pulse. Starting a write cycle during pSYNC allows the write cycle to end earlier and the next cycle to start earlier.

> A-B MWRITE does not start an external cycle. J14: B-C must be closed and JI5:B-C may need to be closed.

> B-C MWRITE will start an external cycle. J14:A-B should be closed.

*J6:*

 $\left|\phi\right|$  $\frac{1}{2}$ 

 $\frac{1}{\omega}$ .

The Z80 outputs MI status very early in its cycle. The board can perform an MI lookahead trigger to provide more access time during instruction fetch cycles.

A-B HI lookahead trigger disabled. The trigger will occur during pSYNC.

B-C Ml lookahead trigger enabled. The trigger will occur on the first clock transition of  $\phi$ 2 after the MI status line goes active high. JlO:A-B should be set so that U3 p6 goes low in the middle of the Z80's TI state. The MI lookahead trigger will only provide more access time if the MI status is not latched and is output considerably earlier than pSYNC.

J7:

J'f

"| 9<br>|
| 0<br>|-

J7 is used to select one of two taps on the delay line. The selected tap determines the length of the Stop Cycle signal. This determines the minimum time when RAS is high, the RAS precharge time. J7 should normally be set to select the longest time. The

shorter time should be selected only if there is a possibility of another external cycle starting before the current external cycle has ended. The worst case pattern for this to occur is a long cycle during write followed by an Ml lookahead trigger cycle. This condition should only occur at greater than 4mHz operation. It can also be avoided by modifying the long cycle (see J10, J15), not using the MI lookahead trigger, or adding wait states.

A-B Short precharge. Use 4116-2.

B-C Long precharge.

J8:

 $\frac{1}{2}$ 

<sup>A</sup> 0---0 ~.

0---0 o| O---O

J8 is used to select when during the pSYNC pulse the external cycle should start. An external. cycle cannot start until the address is stable on the S-lOO bus and the user may desire not to start a cycle until the status is stable.

Shunt Position Cycle Start

Rising edge of pSYNC. Positive STVAL during pSYNC. Negative STVAL during pSYNC. Positive  $02$  during pSYNC. Negative  $02$  during pSYNC.

J9:

~.  $O - O$ • 0---0

<sup>c</sup> 0--0 o|O---O

A  $B$ C D E

J9 selects a clock input for the refresh counters Ul and U2. A variety of clocks are provided so that the counter will not change state and possibly request a default refresh cycle at exactly the same time as an external cycle request. If default refresh and external cycle request were to occur at the same time, an arbitration error could result. The refresh count is disabled during and after pSYNC by the shifted pSYNC signal, UI0 p9. Therefore an arbitration error can only occur for an Ml lookahead trigger or an unqualified pSYNC trigger (J8-A). Ul counts on the falling edge of the clock signal. Do not select opposite polarity of  $\phi$ 2 as is used to clock the Ml lookahead circuit. If J8-A is used, then select a clock whose falling edges do not coincide with the rising edge of pSYNC. Some processor boards do not output a 2 or 4 mHz  $01$  clock signal on S-100 line 25. Instead the line has been defined to be a status valid strobe that occurs once per cycle. Do not use the  $\phi$ 1 or  $\overline{\phi}$ 1 taps if this is the case. Jumpers J3 and J4 can also be used to delay the selected clock signal.

Shunt Position Edge Used to Clock Ul



JIO Top half :

• 0---0

JIO.

 $\sim$ 

ol L

The upper half of JIO is used to select the proper polarity of the 02 signal to clock U3 p3. This flip flop is used to create the Shifted M1 signal. The Shifted M1 signal is used as an external trigger (see J6) and as an input to the refresh counters (see J2). When used with a Z80, J10 should be set so that Shifted MI goes active high during the middle of the Tl state.

Position Selected



JIO Bottom half:

B

U3p3 clocked by falling edge of  $\phi$ 2. U3p3 clocked by rising edge of  $\varphi$ 2.

The lower half of JIO is used to select the proper polarity of the  $\phi$ 2 signal to clock U10 pll. The flip flop is used to create the Lengthened pSYNC signal. The Lengthened pSYNC signal goes active at the start of pSYNC and stays active until the selected edge of '2 after pSYNC. Lengthened pSYNC is used for three operations:

(1) During a write cycle, RAS must stay low for a minimum of 70 ns after the start of the write strobe for 200 ns memory chips and 85 ns for 250ns chips. Some processors output the write strobe very late in their cycles, and if the memory board's cycle is started during pSYNC, then the write strobe can be missed by RAS. The Lengthened pSYNC signal is used to lengthen RAS so that it overlaps write.



(2) If <sup>a</sup> default refresh request wins an arbitration, then the processor must be placed in a wait state until the external cycle can be serviced. This method will fail if the wait request from the arbitration circuitry occurs too late in the

cycle to produce a wait state. This is prevented by gating off the refresh count during the Lengthened pSYNC pulse.

(3) The Lengthened pSYNC pulse is gated through U24 to request a wait state during conditions selected by *J17.*

C Lengthened pSYNC goes inactive on the first rising edge of 02 after pSYNC.

D Lengtbened pSYNC goes inactive on the first falling edge of 02 after pSYNC.

*J11:*

**AO---O**  $O - O$  $O - O$ o 0---0  $\Omega$ 

, 0---0

*J11* selects whether an external trigger signal can clock U3 pil to create an External Cycle Request when the Board Select signal is off.

A-B Board Select not used to enable External Cycle Request. Use if address is stable before status.

B-C An External Cycle trigger will not cause an External Cycle Request unless the Board Select signal is high. Only memory read or write cycles to enabled memory banks will generate a memory cycle.

*J12: J12* positions A and B select the S-100 address that is output to pin 10 of all RAMs during CAS.

> 8/16 bit mode or 8 bit mode with 4116 type memory, A13 selected.

B 8 bit mode with 4115 type memory, AO selected

*J12* positions C, D, E and F select the S-100 address or the logic level that is output to pin 5 of all RAMs during CAS.

C 8 bit mode, 4116, AO selected.

D 8/16 bit mode, 4116, A14 selected.

E 8 or 8/16 bit mode, 4115-40, +5V selected, Grd output.

F 8 or 8/16 bit mode, 4115-41, Grd selected, +5V output.

*J13: J13* selects status and address signals that are used to decode which RAH banks will be selected.

> A sSXNREQ used. active low. RAM banks selected as pairs when sSXNREQ is



B sSXNREQ not used. RAM banks selected singly.

C 8/16 bit transfer mode. Maps even and odd bytes into separate banks. AO selected.

D 8 bit mode, 4115 type memory, Al3 selected.  $\begin{bmatrix} 6 & 0 \\ 0 & 0 \end{bmatrix}$ E 8 bit mode, 4116 type menory, Al4 selected. t: 0---0 F 4115 type memory, A14 selected. '\0--°1 <sup>G</sup> 0---0 G 4116 type memory, A15 selected.  $O - O$ H 4115 type memory, A15 selected.  $O - -O$ I 4116 type memory, Status Enable selected.

J14:

J14 selects whether an external cycle trigger will be generated for every pSYNC or during pSYNC AND sMEMR. See J5.

A I, c  $J14$  0 - 0 - 0

A-B pSYNC AND MEMR produces trigger.

B-C pSYNC produces trigger.

J15:

 $\frac{A - B - C}{0 - 0 - C}$ 

J15 selects whether a long cycle will be enabled during sMEMR. The long cycle is used so that during a 4mHz S-100 write cycle, the memory board's cycle can be started during pSYNC and ended sooner than a memory cycle that was started during the MWRITE pulse. This provides more time for the next cycle. See JlO (Lower half).

A-B No long cycles.

B-C Long cycles during sMEMR.

J16 :

J16 is used to disable the 5-100 Error line input. If this line is not driven, bus crosstalk can cause the memory board to be disabled at the wrong time.

- 27 -

 $\lambda$ )

J16 Open Error not used.

J16 Closed Error used.

 $\overline{\phantom{a}}$ 

J17: J17 enables the wait state generator.  $C = \frac{1}{10^{10}}$ 

64 K DYNAMIC MEMORY

A Wait state on any board cycle.

B Wait state during Ml cycles.

C No wait states.

JIE

c| O---O

J18: JI8 selects signals that are used to enable the RAM banks.

JI3-H shunted 4115 mode.

JI8-A Don't use.

JI8-B Board selected for A15=O.

**|ه--**ه| J18-C Board selected for AI5=1.

J13-1 shunted 4116 mode.

J18-A Board always selected. Use if board is triggered before status is valid.

J18-B Don't use.

JI8-C Board selected when status is correct. The S-100 status must be valid before the board is triggered.

JI9: JI9 selects whether the output of the extended address comparator, U22, is gated into the board select signal.

:|
|-<br>| 0--0<br>| 0--0

A The board decodes a 64K address space.

B The board decodes a 16 Mbyte address space.

J20: J20 selects the signals that are used to decode a front panel deposit.

JZO  $\sqrt{\frac{1}{10}}$  .  $\frac{1}{10}$ o\N

A Deposit = XRDY AND MWRITE.

B Deposit = DBIN AND MWRITE.

2.5 Installing the Board and Checkout

Once you have selected the board address and set the jumpers, you can install the board in your system. With the system power off, insert the board into the S-lOO bus, taking care not to skew the card fingers with respect .to the edge connector (it is possible with some card edge connector sockets to skew the board such that the gold fingers on the board seat between the brushes of the socket). Turn on the system power and run a memory test program such as TSTMEH, which is supplied with all InterSystems Disk. Operating' Systems, over the address space covered by the new memory board. Your memory board has been extensively tested and burned in before shipment from the InterSystems plant, and should work the first time. If you do have trouble, however, here are some pointers: Power down the system. Check the following:

- (1) Is the board seated in the edge connector properly?
- (2) Has one of the chips on the board been jarred loose in shipping?
- (3) Are the jumpers set properly. If your CPU was not listed and you guessed at this, try another position.
- (4) Try adding a wait state. Is the board the right speed for your system? If the jumpers are set improperly, the board may appear to need a wait state.
- (5) How's your power supply? Check the +8 volt line on the bus (pins <sup>1</sup> and 51). If it's less than 7.5 volts, this could be the problem.
- (6) Is one of your old boards generating bus line 58? This line, now the IEEE line indicating a 16 bit data transfer request, may have been assigned a special function by a manufacturer of pre-IEEE S-100 boards.

If none of the above solve your problem, or if you need any assistance whatsoever, give us a call at (607) 257-0190. If you desire to debug the board yourself, try the following:

- (1) Assume that only one memory chip is bad. Run a memory test  $program.$  The program should indicate the address and bad bit(s) of any byte or word that fails the test. Refer to Section 2.1 and Table I of this manual to locate the memory chip that corresponds to an address given by the memory test program.
- (2) Rock a suspected chip in its socket. Check for bent pins. Try the memory test program again.
- (3) Replace a suspected chip. Be careful to orient the new chip correctly. Try the memory test program again.

(4) If a substituted chip also tests bad, if many different chips are indicated as being bad, or if the memory test program won't even run with the RAM board in the system, then it is likely that there is either a mistake in the jumpering or circuitry of the RAM board.

Read the technical. section of this manual, recheck the jumpering, and if necessary follow the steps in the 3.11 Repair Section.

# Section 3

Technical Reference Section

3.1 Memory Organization

Write Data Paths Read Data Paths RAS Decoding

3.2 Board Selection

3.3 Block Diagram

3.4 Refresh Cycle

3.5 External CyCle

3.6 External-Refresh Request Arbitration

3.7 Delay Line Timing Circuitry

RAS Enable Refresh Enable Refresh Active D1 Row Enable External Cycle D<sub>2</sub> CAS D3-D4 D5 Stop Cycle External Clear

3.8 Wait State Generator

3.9 Conflict Resolver Circuit

3.10 Front Panel Deposit

3.11 Repair

3.12 Timing Diagrams

#### 3.0 Technical Reference

This section describes the operation and repair of the circuitry of the InterSystems 64k RAM board. It is intended for maintenance personnel rather than the general user and contains no user information not available elsewhere in the manual.

#### 3.1 Memory Organization

The memory data paths are shown in Figure 11. These paths can be switched on and off to configure the RAM board for 8 bit, 16 bit, read or write operations.





Write Data Paths:

The SXNREQ status line controls the 2:1 data multiplexers U18 and U19. During an eight bit transfer, SXNREQ is high and the Data Out, DO, bus is gated to all four banks. During sxiteen bit transfers, the Data Out bus is gated to banks 1 and 3. For both 8 and 16 bit writes, only a bank receiving a RAS pulse will be written into. The latch-buffers U20, U30, and U31 are off during a write.

Read Data Paths:

During 16 bit reads, the A and C buffer-latches are enabled simultaneously while the B buffer is never enabled. During 8 bit reads, the pOlarity of the address bit (ab) selects between the A and B buffer-latches. Each buffer-latch is connected to two banks. Only the bank to be read receives a RAS pulse. The other bank remains tristated. (See Appendix II regarding the polarity of AO).



# $(br)$  sSXTREQ  $(ab)$   $\overline{A}$   $\overline{B}$   $\overline{C}$



 $X = Don't Care.$ 

RAS Decoding:

The RAS Decoding is the same for read and write operations. During 8 hit transfers, RAS is gated to one bank. During 16 bit transfers, RAS is gated to a pair of banks: 1 and 2, or 3 and 4. Both types of decoding, 1 of 4 or 2 of 4, are done simultaneously and then U15, a 2 to 1 multiplexer, selects which decoding method to use depending upon the polarity of the sSXNREQ status line. A positive output from U15 selects the NAND gate(s) in U14 that will turn on when the delay line circuitry generates a RAS Enable signal. During a Refresh cycle, all four banks require a RAS pulse. When the Refresh Enable signal goes active high, the U15 outputs are all set high, selecting all four gates in U14.



*J*

During 16 bit transfers, U15 pI is high and the B inputs of the mul tiplexer are selected. If Y is low, then RAS 1 and 2 are enabled. If Y is high, RAS 3 and 4 are selected. For example, if 4115 memory chips'are being used, Y=AI4 and banks 1 and 2 will be the low order banks spanning  $0 - 16K$  bytes and  $32 - 48K$ bytes. The Board Select signal will contain the Al5 bit information and will determine which range to use.

During 8 bit transfers, UI5 pI is low and the A inputs of the multiplexer are selected. The A inputs are driven by U28, a 1 of 4 decoder, through switches in SWI. If a switch in SWI is open, the respective bank is never enabled in 8 bit mode. In 4115 mode, neither A15 or AI5 is used to enable U28 (bit Z). this maps the selected bank into the top or bottom half of a 64K memory segment. The X and Y address bits are decoded to select which bank will be enabled.



For example, in 8/16 bit mode, X=AO. (See Appendix II regarding the polarity of AO). This maps bytes with odd addresses into banks 1 and 2, and banks with even addresses into banks 3 and 4.

# 3.2 Board Selection

The board is selected (U25 p8 high) when a bank that is enabled by SWI is decoded by U28 and the following signals are in the specified states:



The Board Select signal is used to enable wait state requests, the write strobe into the memory array, and SIXTN, the sixteen acknowledge signal. When jumper J11:B-C is closed, the External Trigger Request signal is also enabled by Board Select.

3.3 Block Diagram



 $\begin{array}{ccc} \text{C} & \text{C} & \text{C} \end{array}$ 

 $\geq$ <u>ان</u> o  $\approx$ 

> $\mathbf{I}$ w ס<br>י

#### 3.4 Refresh Cycle

Each memory cell must be refreshed at least once every 2 msec. This is accomplished by performing a RAS-only refresh cycle on each of the 32 memory chips simultaneously. During a refresh cycle, the output of a 7 bit refresh-address counter is multiplexed onto the RAM chips' address lines by<br>Ul3. Then a 1/4 sec RAS pulse is gated to each RAM chip. The refresh Then a  $1/4$ , wsec RAS pulse is gated to each RAM chip. The refresh counter is incremented after each refresh.

A refresh cycle can be started in two ways. In transparent refresh, a refresh cycle is started after each external cycle when the M1 (instruction fetch) status line is high. In default refresh, a counter composed of U1 and U2 times out 16 usec after the last refresh cycle and starts a refresh cycle. The counter is cleared by any refresh cycle so that while instruction fetch cycles are being executed, the default mode never occurS.

It is possible for a default refresh cycle to conflict with an external cycle request. For this reason, arbitration circuitry has been included on the board. During and for a short time after the pSYNC pulse, the arbitration can fail because of the ready set up time requirements of the processor. For this reason, the counter composed of Ul and U2 is disabled by gate US p3 for this time period.



# 3.5 External Cycle

Before starting an external read or write cycle, the memory board requires a stable address on the S-100 bus. In order to maximize the memory access time, the memory board's cycle should be started soon after the address becomes stable. However, the address lines stabilize at different times for -different processors. Therefore, to optimize memory access times for different processor types, several jumpers are provided for the user to select the best trigger points. A list of the different trigger points and their associated jumpers follows. Refer to the Jumper Section for a detailed explanation of the jumper functions.



The triggers can be generated by a CPU, DMA device, or a front panel. The various trigger signals are latched by a flip flop to produce the External Cycle Request signal on p9 of U3.

#### 3.6 External-Refresh Request Arbitration

The External Cycle Request signal and the onboard generated Refresh Cycle Request signal are input into a gated set-reset lock-out circuit composed of two sections of IC U4. This circuit acts as an arbitrator that allows only one of the cycle request signals to pass through to the delay line timing circuitry. The earliest cycle request signal will win the arbitration. The arbitration circuit will remain locked in that state until a Stop Cycle signal clears it. If the External Cycle Request signal wins an arbitration, the External Lock signal is set low and the next refresh cycle is delayed. If the Refresh· Cycle Request signal wins an arbitration, the Refresh Lock signal is set low and the external cycle is delayed while the refresh occurs. The S-100 bus master is placed into <sup>a</sup> wait state until it can be serviced.



The Stop Cycle, Ref Lock, and Ext Lock signals are normally high and Ref Req and Ext Req are normally low. When one of the Req signals goes active high, the corresponding Lock signal goes low. This prevents the other Lock signal from going low.

# 3.7 Delay Timing Circuitry

The Ref Lock and Ext Lock outputs of the arbitration circuit are ORed together and input to the delay line, U6 pl. The delay line has five outputs at.35, 60, 150, 175, 235 ns. The delayed leading edge of the input signal is used to generate the Stop cycle signal which gates off the arbitration circuit. This allows the delay line to define the negative edge of its input pulse. Thus a positive pulse with a well-defined length appears at each delay line tap shifted in time by the delay at each tap. These pulses, identified by the tap number, and the Ref Lock and Ext Lock signals, are gated together to produce the control signals for the RAM array.



The control signals' functions and generation are presented in the following list, in chronological order:

RAS Enable =  $\overline{\text{Ext }}$  Lock + Row Enable

During an external cycle, RAS Enable goes active high one Schottky gate delay after arbitration. During a refresh cycle, RAS Enable goes active three Schottky gate delays plus a 35 ns delay after arbitration. The additional time during refresh is used to establish a stable refresh address. The RAS Enable signal is used to enable the 74S00 gates that drive the RAS signal.

# Refresh Enable =  $\overline{\text{Ref}}$  Lock +  $\overline{\text{D2.Ref}}$  Cycle

During a refresh cycle the Refresh Enable signal goes active high one Schottky gate delay after arbitration. It stays active until after RAS goes inactive. The Refresh Enable signal drives all of the RAS select lines active high through U15 and causes the address multiplexers in U13 to output the refresh address.

### Refresh Active =  $\overline{Ref}$  Lock +  $\overline{D4}$ . Ref Cycle

Refresh Active' identifies when a refresh cycle is active. It goes active high one LS gate delay after arbitration and goes low as the Stop Cycle signal to the arbitration flip flop ends. If the Ext Lock signal goes active low while the Refresh Active signal is active high, then the Q output of flop flop U18 will be set active high. This will place the current bus master into <sup>a</sup> wait state if the memory board is selected. The wait state will last until the external cycle is serviced.

Dl

Dl is <sup>a</sup> positive pulse at the first tap of the delay line. It is delayed <sup>35</sup> ns from the Input. Dl is inverted to produce Row Enable. Dl is also used to clock flip flop U7. U7 produces two status signals, Ext Cycle and Ref Cycle, which indicate the current cycle type.

# Row Enable =  $\overline{D1}$

Row Enable is used to drive the address multiplexers in U13. Row Enable is normally held high. When it goes low the column address is multiplexed into the memory array unless the Refresh Enable signal is active high. The Refresh Enable input overrides the state of the Row Enable signal.

# Ext  $Cycle = Ref Cycle$

These status signals latch the condition of the arbitration flip flop at the beginning of the Dl pulse.

D<sub>2</sub>

D2 is a positive pulse at the second tap of the delay line. It is delayed 60 ns from the input. During an External Cycle, D2 is used to generate the CAS pulse and control the data latches U20, U30 and U3l. The latches store data at the end of the D2 pulse. During a Refresh Cycle, D2 is used to keep the Refresh Enable signal active until the RAS goes inactive.

#### $\overline{CAS}$  =  $\overline{D4.Ext}$  Cycle: Column Address Strobe

The column address is strobed into the memory chips on the falling edge of the CAS pulse. CAS is gated off during a Refresh Cycle. U26, a 74LS75, is latched during  $\overline{CAS}$ . This prevents noise on the bus from propagating through the memory board circuitry.

#### D3-D4

The D3 or D4 tap is selected by jumper. Both are positive pulses that are delayed by 150 ns and 175 ns respectively from the input. The selected signal defines the length of the Stop Cycle signal which clears the arbitration flip flop.

D<sub>5</sub>

The D5 tap is a positive pulse that is delayed 235 ns from the input. A delay line timing cycle can'be either a long cycle or a short cycle. Only non-memory read cycles can be long cycles. During a short cycle, the D5 signal defines the start of the Stop Cycle signal.



# Stop Cycle = D4.D5.Long Cycle

The Stop Cycle signal is used to clear the arbitration flip flop, to set the Refresh Request active high after an external cycle during an S-100 Ml cycle, and to set the Refresh Request low after a refresh cycle. During a short cycle, Long Cycle is always high. Stop Cycle goes active low as soon as D4 and DS go high. This clears the arbitration flip flop and the delay line input then goes low. After the D4 delay time, the D4 signal goes low and this drives Stop Cycle high. The arbitration flip flop is now released and a new cycle can start. The Stop Cycle pulse width provides the minimum RAS precharge time needed by the memory chips.

A Long cycle is created during a non-sMEMR external cycle if J15 :B-C is closed. The Shifted pSYNC signal goes active high at the start of pSYNC and stays high until the rising or falling (J10) edge of  $\oint 2$ . Long Cycle goes active low while Shifted pSYNC is high and holds off the start of Stop<br>Cycle. Once Stop cycle goes active low it is terminated in the normal Once Stop cycle goes active low it is terminated in the normal manner and has the same pulse width as a short cycle. The long cycle is used to extend the RAS and CAS pulse widths so that they overlap the processor write strobe. This feature is only used when write cycles are triggered during pSYNC and not when cycles are triggered by the MWRITE signal.

External Clear = Stop Cycle. External Cycle

External Clear is used to clear the External Request flip flops and the wait request flip flop, UI0 p4. It is also inverted and used to set the Refresh Request line to active high during an Ml cycle. This causes a refresh cycle to follow every instruction fetch cycle. This produces the feature known as Transparent Refresh.

3.8 Wait State Generator

The onboard wait state generator can be jumpered to generate one wait state per instruction fetch (Ml) or for every read or write board cycle. The generator is only enabled when the board is selected.



64 K DYNAMIC MEMORY

The flip flop UI0 is used to assure that the RDY line will remain low during all of BS2. J10 should be jumpered so that UI0 is clocked at the end of BS2 so that two wait states are not generated. J17 is jumpered to enable the desired type of wait state.

3.9 Conflict Resolver Circuit

The conflict resolver circuit is used to prevent errors when external and default refresh cycles occur simultaneously. If an external cycle request occurs during a refresh cycle (Refresh Active signal high), Ull p6 goes low, - clearing the UI0 flip flop, and U10 p6 goes active high. If the RAM board is selected, the RDY line goes low, placing the bus master in a wait state.



..

The bus master remains in the wait state while the refresh cycle is completed and the delayed external cycle is serviced. As the external cycle is termainted by External Clear, the UIO flip flop is set, driving its <sup>Q</sup> output low, removing the wait request. UIO is clocked by Refresh Active so that after power-up the flip flop will be clocked to the correct state.

This method will work as long as the RDY signal goes active early enough to place the processor or DMA controller into a wait state. If the External Cycle Request goes active after the RDY line is sampled and while the board is executing a refresh cycle, the external cycle will be delayed and an error can occur either during the present or the next external cycle. To prevent this from occurring, the count to a default refresh is gated off during and for a time after pSYNC by U8 p3 and the long cycle feature allows the board to be jumpered so that a write cycle can start during pSYNC instead of being triggered by MWRITE -MWRITE usually goes active after the RDY line is sampled. As an example, Figure 22 shows a write cycle being delayed because a refresh cycle had been triggered in the middle of the BSl state. Note that in this case, the delay could be eliminated by clocking UI on the edge of 02 that corresponds to the beginning of BSI. Note also that because the RAM board can be jumpered so that it executes external cycles when it is not selected (Jll:A-B), a delayed and deselected external cycle can prevent the proper triggering of the next selected external cycle. A solution can be to change the trigger times, jumper Jll: B-C, change the clock input to UI, or to add a wait state.



..

# 3.10 Front Panel Deposit

A front panel deposit normally consists of a read-write-read operation so that the user can see the contents of a memory location before and after the deposit. The first read is accomplished by latching the data from the previous cycle with U20, U30 and U31. The write operation requires special trigger circuitry on the RAM board because most front panels do not emulate processor write cycles. They often do not, for example, generate pSYNC

 $64$  K DYNAMIC MEMORY - 46 -

during a deposit. The second read operation also requires special circuitry to make the RAM board generate a read cycle after the MWRITE deposit pulse. The write-read cycles are generated and sequenced by the circuitry in Figure 23.

•



With J20:B shunted, U7 p9 normally stays high because the flip flop is set whenever DBIN is low. An MWRITE pulse due to a processor cycles does not clear the flip flop because DBIN remains low and the set input overrides the clear input. During a front panel deposit, however, DBIN stays high while MWRITE is active. This condition clears the flip flop and U7 p9 goes low. At the next refresh cycle, U8 p6 goes low. This sets the External Cycle request line active low and an External Cycle starts as soon as the refresh cycle is over. If HWRITE is still high, the External cycle will be <sup>a</sup> write cycle. One write cycle will occur for each refresh cycle during the MWRITE pulse. After the HWRITE pulse goes low, the U7 p9 Q output will remain active low until it is clocked high by one additional external cycle that is triggered after a refresh cycle. Since MWRITE is low, this last external cycle is a read cycle.

The actual deposit is a read-write-write...write-read sequence. This method assumes that DBIN stays high during the deposit and that the deposit MWRITE pulse is long compared to the default refresh rate (8 or <sup>16</sup> sec). It will work with Altair A, IMSAI, Cromemco, and InterSystems front panels. For DMA and other front panels, the J20:B-A position is provided to decode a front panel deposit as MWRITE.XRDY. also, if the DMA front panel emulates a processor's cycle, the RM1 board's normal trigger circuitry should trigger a write cycle.

### 3.11 Repair

The following is a suggested sequence to follow to repair the board.

(1) If possible, use a memory test program to locate a bad memory chip or bad connection in the array. The memory test program should indicate the address and bad bit{s) of any byte or word that fails the test. The chip that is so indicated should be rocked in its socket and examined for bent-under pins. If necessary, the suspected chip should be replaced with another chip. If the replacement chip fails the memory test, use an oscilloscope to compare the pins of the suspected chip with another chip in the same bank. All of the signals and voltage levels should be the same except for the data in and out pins.

Refer to the board addressing section of this manual to locate the chip that corresponds to the address given by the memory test. The right-most chip in each bank is the least significant bit. The left-most chip is the most significant bit.

- (2) If <sup>a</sup> memory test cannot be run, or if it reports errors in many chips, then it is likely that there is <sup>a</sup> timing error in the board. First check out simple things like the alignment of the memory board in the S-100 connector, the power supply voltages, the jumper and switch settings, and the integrated circuits for proper type, orientation, and bent-under pins.
- (3) Try adding a wait state by closing jumper J17:A. Data access time from a trigger, using tRAC = 200 ns memory, is approximately 250 ns. If the memory board will only work with the wait state, then either the jumpers that select the trigger timing are set improperly or the processor board does not allow enough access time.
- (4) With the computer in Stop mode, use an oscilloscope to check the refresh operation. There should be a  $1/4$  microsecond negative going RAS pulse every 16 microseconds on pin 4 of all of the memory chips. Pin 15, CAS, should be high. The refresh address count transitions should be apparent on each address line. The address transitions should occur approximately 30 ns before and after the RAS pulses.

If there are no RAS pulses, first check the counters U1 and U2. There should be a positive pulse, Refresh Request, of approximately 300 ns every 16 microseconds at U2 p11. Since there shouldn't be any external cycle requests while the computer is stopped, the Refresh Request signal will immediately win an arbitration. Therefore, the Ref Lock signal, U4 p8, should go low soon after Refresh Request goes high.

FIGURE 24

...



If none of these pulses are present, check to see if the Stop Cycle signal is being generated at U5 p8. The following tests require an InterSystems front panel.

(5) Close the Continuous NOP switch on the front panel. Trigger your oscilloscope on the positive edge of pSYNC. With all positions pf SWl closed, and using Transparent Refresh, 8-bit operation, you should see:



J

 $\ddot{\phantom{1}}$ 

o  $\mathbf{z}$ <u>น</u> Z >-  $\approx$  $\frac{4}{6}$ 

-,

Check for address signals that are between 0.8V and 2.7V (shorted TTL drivers) or that never change (3242 outputs shorted to a power or grd  $bus$ ).

..

There are two types of RAS pulses displayed. The longer 290 ns pulse is due to an external read cycle and flickers because an external cycle RAS is only gated to a decoded RAM bank. The shorter 250 ns RAS pulse is due to <sup>a</sup> Transparent Refresh cycle and doesn't flicker because it is gated to all banks.

If the external RAS pulse does not appear, see if U3 p9, External<br>Request, is high, If not, check the external trigger, U3 pll. The Request, is high. If not, check the external trigger, U3 pll. external trigger waveform depends upon the jumpering used. If the Ml lookahead trigger is used (J6:B-C), then the external trigger signal should go high at the middle of Tl and stay high for 2 or 2.5 clock periods. If J6:A-B is made, then the external trigger should look like pSYNC (J8:A) or like pSYNC ANDed with one of the clocks:  $\phi$ 1,  $\overline{\phi}$ 1,  $\phi$ 2,  $\overline{\phi}$ 2  $(J8:B,C,D,E)$ . Make sure that the external trigger signal has only one rising edge per pSYNC pulse.

If the refresh RAS pulse does not appear, check pins <sup>6</sup> and <sup>7</sup> of U2. They should both be high after the external RAS pulse during an instruction fetch cycle. This condition sets the output of U2, Refresh Request, high. As soon as the Stop Cycle signal returns to high, the Refresh Request signal wins the arbitration and a refresh cycle starts.

The data access time for an instruction fetch cycle can also be checked while the processor is continuously NOPing. Connect the vertical input of an oscilloscope to pin 14, Data Out, of any RAM chip. The output data pin can be seen to be floating until approximately 175 ns after the falling edge of the external RAS pulse. Then the output data will stabilize to either a 1 or 0 level. By comparing the start of valid data to the DBIN strobe, the data set-up time available to the processor can be measured.

(6) If all of the timing appears to be correct, but the memory still doesn't work, the board select, bank decoding and data lines should be checked.

Examine a memory location in a selected bank. The Board Select signal at U25 p8 should be high. Try to deposit various patterns into the memory. A front panel deposit causes the memory board to generate a write cycle after each refresh cycle during the MWRITE deposit pulse. The last write cycle is followed by a read cycle that latches the data that has just been written into RAM onto the output data latches. Either transparent or default refresh will occur during a front panel write.

Use the front panel Continuous Deposit function to produce a stable ·display on an oscilloscope.



..

Observe Data-In, pin 2, on a RAN chip in the selected bank. As the appropriate front panel data switch is raised or lowered, pin 2 (Data-In) should go to the same value during the last CAS pulse, and the value of pin 14 during CAS should be latched onto the bus by a  $74L$ S373. If the correct data is on the RAM chip's pin 14, but is not on the bus, check the three latch enable lines.

- (7) Check the arbitration circuitry by disabling the transparent refresh (connect J2:B to ground). Run the following program starting at zero; C3, 00, 00. The S-100 RDY line (72) should occasionally go low, indicating that an arbitration is taking place. The number of arbitrations depends upon the type and speed of the processor. Note that the average time between arbitrations is greater than the refresh rate because some refresh cycles don't conflict with the external cycles.
- (8) The RMl board arbitrates between refresh and external cycles. It does not arbitrate between external cycles. If the External Clear signal is active low due to the last cycle when a new cycle produces an External Trigger, then an error will occur. Check that U3 p13 is never low during a valid rising edge at U3 pll. There are two worst cases that should be checked.

Check the case of a long write cycle (J15:B-C) followed by an Ml cycle.

Check whether a deselected external cycle that has been delayed by a default request arbitration can prevent a proper trigger. See Section 3.9.



..

# 5.0 Parts List and Replacement

Memory 4115 or  $4116*$  Q U1 74LS93 Q U2 74LS90<br>U3 74LS74 U6 Delay Line U<br>U7 74LS74\*\* U7 74LS74\*\*<br>U8 74LS00 U14 74S00 U15 74LS158 Other capacitors 0.1 uF, 25v bypass.<br>U16 74LS00<br>U17 74LS20 74LS00 74LS20 U18 74LS157<br>U19 74LS157 U19 74LS157<br>U20 74LS373 U20 74LS373<br>U21 74LS10 U21 74LS10<br>U22 25LS252 U22 25LS2521<br>U23 74LS240 U23 74LS240<br>U24 7403 U24 7403<br>U25 74LS U25 74LS08<br>U26 74LS75 U26 74LS75<br>U27 74LS260 U27 74LS260<br>U28 74LS139 74LS139 U29 74LS244<br>U30 74LS373 U30 74LS373<br>U31 74LS373 74LS373



\* Trac =  $200$  ns.

\*\* 8elected Part 26 ns. setup for pin 2, 15 ns. propagation delay from clock pin 3.

# Section 6

Appendicies

6.1 Warranty

6.2 AO Polarity

The current IEEE specification concerning which polarity of the AO line selects which byte within an addressed word may change in the near future, and hence an unlabelled jumper has been included on the board which will change the polarity of the AO line.

The jumper is located between ICs U26 and U27. See Figure  $28$  To make the change, cut the PC trace on the solder side of the board that goes from pin 15 of U26 to the upper plated-through hole of the jumper, then solder a short piece of wire to the upper and lower plated-through holes.



Note that the AO specification is only important in systems that mix 8-bit and 16-bit transfers. This modification should only be made when AO is selected (J13:C). Otherwise, while the board will still work, the bank ordering in Table I will be incorrect.

64 K DYNAMIC MEMORY  $-58$  -

# ITHACA INTERSYSTEMS LIMITED WARRANTY

...

All equipment manufactured by ITHACA INTERSYSTEMS shall be guaranteed against aefects in materials and workmanship for a period of ninety (90) days from date of delivery to the Buyer by the Seller, and the Seller agrees to repair or replace, at its sole option, any part which proves to be defective and attributable to any defect in materials or workmanship.

> EXCEPT FOR THE WARRANTIES THAT THE GOODS ARE MADE IN A WORKMANLIKE MANNER AND IN ACCORDANCE WITH THE SPECIFICATIONS SUPPLIED, SELLER MAKES NO WARRANTY EXPRESS OR IMPLIED, AND ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE WHICH EXCEEDS THE FOREGOING WARRANTY IS HEREBY DISCLAIMED BY SELLER AND EXCLUDED FROM ANY AGREEMENT.

Buyer expressly waives its rights to any consequential damages, loss or expense arising in connection with the use of or the inability to use its goods for any purpose whatsoever.

No warranty shall be applicable to any damages arising out of any act of the Buyer, his employees, agents, patrons or other persons.

In the event that a unit proves to be defective, and after authorization by Seller, the defective part and/or unit, as authorized, must be securely packaged and returned Freight Prepaid by the Buyer to ITHACA INTERSYSTEMS for repair. Upon receipt of the unit, ITHACA INTERSYSTEMS will repair or replace, at its sole option, the defective part or product and return such part/product Freight Prepaid to the Buyer.

The remedies set forth herein are exclusive and the liability of any contract or sale or anything done in connection therewith, whether in 'contract, in tort, under any warranty, or otherwise, shall not, expressly provided herein, exceed the price of the equipment or part on which said liability is based. Seller to except as

This warranty is given solely to the original Buyer. No employee or representative of Seller is authorized to change this warranty in any way or grant any other guaranty or warranty.

