IM6657/IM6658 8192 Bit CMOS UV Erasable PROM

FEATURES


- Organization IM6657: 2048 x 4 IM6658: 1024 x 8
- Low Power—550μW Maximum Standby
- High Speed
 - —300ns 10V Access Time for IM6657/58 AI —450ns 5V Access Time for IM6657/58
- Single +5V supply operation
- UV erasable
- Synchronous operation for low power dissipation
- Three-state outputs and chip select for easy system expansion
- Full -55°C to +125°C MIL range devices— IM6657/58 M, IM6657A/68A M
- Fully compatible with intersil standard CMOS ROM/EPROM family

GENERAL DESCRIPTION

The Intersil IM6657 and IM6658 are fully decoded 8192 bit CMOS electrically programmable fabricated with Intersil's advanced CMOS processing technology. In all static states these devices exhibit the microwatt power dissipation typical of CMOS. Inputs and three-state outputs are TTL compatible and allow for direct interface with common system bus structures. On-chip address registers and chip select functions simplify system interfacing requirements.

The IM6657 and IM6658 are specifically designed for program development applications where rapid program change turn-around its required. The devices may be erased by exposing their transparent lids to ultra-violet light, and then re-programmed.

The IM6657 and IM6658 are fully compatible with standard CMOS Read Only Memories, the IM6653/54 4K CMOS EPROMs and the IM6316 16K CMOS ROM.



ABSOLUTE MAXIMUM RATINGS

Supply Voltages
V _{CC}
input of Output Voltage Supplied
Storage Temperature Range65°C to +150°C
Operating Range
Temperature
Industrial 40 °C to + 85 °C
Military
Voltage
6657/58 AI, AM
NOTE: Chronica about the self-time to th

NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

TEST CONDITIONS: $V_{CC} = 4.5V$ to 10.5V, $T_A = Operational Temperature Range$

			IM6657/	58AI, AM		
PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	
Logical "1" Input Voltage	V _{IH}	Ē ₁ ,S	V _{CC} -2.0			
	V _{IH}	Address Pins, E2	V _{CC} -2.0		v	
Logical "0" Input Voltage	VIL			0.8	'	
Input Leakage	l _f	GND≤V _{IN} ≤V _{CC}	-1.0	1.0		
Logical "1" Output Voltage	VoH	lout = 0	V _{CC} = 0.01	1.0	μΑ	
Logical "0" Output Voltage	V _{OL}	1 _{OUT} = 0	VCC -0.01	GND +0.01	v	
Output Leakage	loz	GND≤V _O ≤V _{CC}	-1.0	1.0		
Standby Supply Current	Icc	V _{IN} = V _{CC}	1.0	100	μΑ	
Operating Supply Current	ICCOP	f = 1 MHz		25	mA	
Input Capacitance	Cı	Note 1	 	7.0	mA	
Output Capacitance	Co	Note 1		10.0	pF	

Note 1: These parameters guaranteed but not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS: $V_{CC} = 10V \pm 5\%$, $C_L = 50pf$, $T_A = Operating Temperature Range$

		IM6657/58 AI		IM6657/58 AM			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	
Access Time From E ₁	TE ₁ LQV		300		350		
Output Enable Time	TSLQV		60		70	-	
Output Disable Time	TE ₁ HQZ/TSHQZ		60		70	-	
E ₁ Pulse Width (Positive)	TE ₁ HE ₁ L	125	 	125	 		
E ₁ Pulse Width (Negative)	TE ₁ LE ₁ H	300	 	350	 	ns	
Address Setup Time	TAVE ₁ L	0		0		115	
Address Hold Time	TE ₁ LAX	60	 	60	 		
Chip Enable Setup Time (6658)	TE ₂ VE ₁ L	0		0	 		
Chip Enable Hold Time (6658)	TE ₁ LE ₂ X	60	<u> </u>	60			

ABSOLUTE MAXIMUM RATINGS

Supply Voltages +8.0V +8.0V
Input or Output Voltage Supplied GND -0.3V to V _{CC} +0.3V
Storage Temperature Range65 °C to +150 °C Operating Range
Temperature Industrial
Military
6657/58 I 4.5-5.5 6657/58 M 4.5-5.5

NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

TEST CONDITIONS: V_{CC} = 5V ±10%, T_A = Operating Temperature Range

			1M6657	7/58I, M		
PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	
Logical "1" Input Voltage	V _{IH}	Ē ₁ ,Š	V _{CC} -2.0			
	V _{IH}	Address Pins E ₂	V _{CC} -2.0		V	
Logical "0" Input Voltage	VIL			0.8		
Input Leakage	l _l	GND≤V _{IN} ≤V _{CC}	-1.0	1.0	μΑ	
Logical "1" Output Voltage	V _{OH2}	I _{OUT} = 0	V _{CC} -0.01			
Logical "1" Output Voltage	V _{OH1}	$l_{OH} = -0.2mA$	2.4		١,,	
Logical "0" Output Voltage	V _{OL2}	I _{OUT} = 0		GND +0.01	1 v	
Logical "0" Output Voltage	V _{OL1}	$I_{OL} = 2.0 \text{mA}$		0.45		
Output Leakage	loz	GND≤V _O ≤V _{CC}	-1.0	1.0	μΑ	
Standby Supply Current	lcc	V _{IN} = V _{CC}		100	<i>μ</i> ,	
Operating Supply Current	ICCOP	f = 1 MHz		15	mA	
Input Capacitance	C _I	Note 1		7.0	pF	
Output Capacitance	Co	Note 1		10.0	"	

Note 1: These parameters guaranteed but not 100% tested.

AC CHARACTERISTICS


TEST CONDITIONS: $V_{CC} = 5V \pm 10\%$, $C_L = 50 pf$, $T_A = Operating Temperature Range$

	1	IM6657/58 I		IM6657		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS
Access Time From E ₁	TE ₁ LQV		450		600	_
Output Enable Time	TSLQV		130		150	_]
Output Disable Time	TE1HQZ/TSHQZ		130		150	
E ₁ Pulse Width (Positive)	TE ₁ HE ₁ L	140		150	L	
E ₁ Pulse Width (Negative)	TE ₁ LE ₁ H	450		600		ns
Address Setup Time	TAVE ₁ L	0		0		
Address Hold Time	TE ₁ LAX	90		100		_
Chip Enable Setup Time (6658)	TE ₂ VE ₁ L	0		0		_
Chip Enable Hold Time (6658)	TE ₁ LE ₂ X	90		100		1

PIN ASSIGNMENTS

PIN	SYMBOL	ACTIVE LEVEL	DESCRIPTION
1-8, 22-23	A ₀ -A ₇ , A ₉ -A ₈	_	Address Lines
9-11, 13-17	Q ₀ -Q ₇	_	Data Out lines, 6658
	Q_0-Q_3	_	Data Out lines, 6657
12	GND		
18	Program	_	Programming pulse input
20	Ē ₁	L	Strobe line, latches address lines and, on 6658, Chip enable E2
21	S	L	Chip select line, must be low for valid data out
19	A ₁₀	_	Additional address line for 6657
	Ē ₂	L	Chip enable line, latched by Chip enable \overline{E}_1 on 6658
24	V _{CC}		Chip V ⁺ Supply

READ CYCLE TIMING



READ MODE OPERATION

In a typical READ operation address lines and chip enable \overline{E}_2^* are latched by the falling edge of chip enable $\overline{E}_1(T=0)$. Valid data appears at the outputs one access time (TE₁L-QV) later, provided level-sensitive chip select line \overline{S} is low (T = 3). Data remains valid until either \overline{E}_1 or \overline{S} returns to a high level (T = 4). Outputs are then forced to a high-Z state.

Address lines and \overline{E}_2 must be valid one setup time before (TAVE₁L), and one hold time after (TE₁LAX), the falling edge of \overline{E}_1 starting the read cycle. Before becoming valid, Q output lines become active (T = 2). The Q output lines return to a high-Z state one output disable time (TE₁HQZ) after any rising edge on \overline{E}_1 or \overline{S} .


The program line remains high throughout the READ cycle. Chip enable line \overline{E}_1 must remain high one minimum positive pulse width (TE₁HE₁L) before the next cycle can begin.

FUNCTION TABLE

TIME			-		OUTPUTS	
REF	Ē1	Ē2*	Š	A	Q	NOTES
_1	Н	X	Х	Х	Z	DEVICE INACTIVE
0		L	Х	V	Z	CYCLE BEGINS: ADDRESSES, E2 LATCHED*
1	_ L	X	X	X	Z	INTERNAL OPERATIONS ONLY
2	L	Х	L	X	Α	OUTPUTS ACTIVE UNDER CONTROL OF E1, S
3	L L	X	L,	Х	V	OUTPUTS VALID AFTER ACCESS TIME
4		Х	L	X	V	READ COMPLETE
5	H	Х	X	X	Z	CYCLE ENDS (SAME AS -1)

^{*} A₁₀ IM6657 only, E₂ IM6658 only

READ AND PROGRAM CYCLES



DC CHARACTERISTICS FOR PROGRAMMING OPERATION

TEST CONDITIONS: V_{CC} = 5V ±5%, T_A 25°C

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Program Pin Load Current	IPROG			40	100	mA
Programming Pulse Voltage	VPROG		-29	-30	-31	
V _{CC} Current	Icc			40	100	mA
Address, E ₁ , E ₂ , S Input High Voltage	VIHA		V _{CC} -2.0			1
Address, E ₁ , E ₂ , S Input Low Voltage	VILA				0.8	l v
Data Input High Voltage (Q)	VIHQ		V _{CC} -2.0			
Data Input Low Voltage (Q)	VILQ				0.8	

AC CHARACTERISTICS FOR PROGRAMMING OPERATION

TEST CONDITIONS: V_{CC} = 5V ±5%, T_A = 25°C

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Program Pulse Width	TPLPH	$t_{rise} = t_{fall} = 5\mu s$	18	20	22	ms	
Program Pulse Duty Cycle		1130 1011			75%		
Data Setup Time	TDVPL		9			μS	
Data Hold Time	TPHDX		9				
Strobe Pulse Width	TE ₁ HE ₁ L		150				
Address, E ₂ Setup Time	TAVE ₁ L		0			ns	
Address, E ₂ Hold Time	TE ₁ LAX	•	100]	
Access Time After Program	TE ₁ LQV				1000		

PROGRAM MODE OPERATION

Initially, all 8192 bits of the EPROM are in logic one (output high) state. Selective programming of proper bit locations to "0"s is performed electrically.

In the PROGRAM mode V_{CC} is tied to a +5V operating supply. High logic levels at all of the appropriate chip inputs and outputs must be set at V_{CC} -2V minimum. Low logic levels must be set at GND + .8V maximum. Addressing of the desired location in PROGRAM mode is done as in the READ mode. Address and data lines are set at the desired logic levels, and PROGRAM and chip select $\overline{(S)}$

pins are set high. The address is latched by the downward edge on the strobe line (\overline{E}_1). During valid DATA IN time, the PROGRAM pin is pulsed from V_{CC} to -30V. This pulse initiates the programming of the device to the levels set on the data outputs. Duty cycle limitations are specified from chip heat dissipation considerations. PULSE RISE AND FALL TIMES MUST NOT BE FASTER THAN 5 μ s.

Intelligent programmer equipment with successive READ/PROGRAM/VERIFY sequences, such as the Intersil 6920 CMOS EPROM programmer, is recommended.

8

PROGRAMMING SYSTEM CHARACTERISTICS


- During programming the power supply should be capable of limiting peak instantaneous current to 100mA.
- 2. The programming pin is driven from V_{CC} to -30 volts (±1V) by pulses of 20 milliseconds duration. These pulses should be applied in the sequence shown in the flow chart. Pulse rise and fall times of 10 microseconds are recommended. Note that any individual location may be programmed at any time.
- Addresses and data should be presented to the device within the recommended setup/hold time and high/low logic level margins. Both "A" (10V) and non "A" EPROMs are programmed at a V_{CC} of 5V ±5%.
- 4. Programming is to be done at room temperature.

ERASING PROCEDURE


The IM6657/58 are erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537 Å. The recommended integrated dose (i.e., UV intensity x exposure time) is 10W sec/cm². The lamps should be used without short-wave filters, and the IM6657/58 to be erased should be placed about one inch away from the lamp tubes. For best results it is recommended that the device remain inactive for 5 minutes after erasure, before reprogramming.

The erasing effect of UV light is cummulative. Care should be taken to protect EPROMs from exposure to direct sunlight or florescent lamps radiating UV light in the 2000 $\rm \mathring{A}$ to 4000 $\rm \mathring{A}$ range.

PROGRAMMING FLOW CHART



IM6658 CMOS EPROMS AS EXTERNAL PROGRAM MEMORY WITH THE 8035



IM6657 CMOS EPROMS AS PROGRAM MEMORY WITH THE IM6100

