

27HC641

64K (8K x 8) High Speed CMOS UV Erasable PROM

FEATURES


- · Bipolar performance
 - -45 ns maximum access time
- · CMOS technology for low power consumption
 - -80 mA active current
- Auto-ID™ aids automated programming
- Two programming algorithms allow improved programming times
 - -Fast programming
 - -Express programming
- · Organized 8K x 8: bipolar PROM pinouts
 - -24-pin Dual In-line Package (DIP)
 - -28-pin Leadless Chip Carrier (LCC)
- · Extended temperature range:
 - -Military (B): -55°C to +125°C


DESCRIPTION

The Microchip Technology Inc. 27HC641 is a CMOS 64K bit ultraviolet light Erasable (electrically) Programmable Read Only Memory. The device is organized as 8K words by 8 bits (8K bytes). An advanced CMOS design allows bipolar speed with a significant reduction in power over bipolar PROMs. The 27HC641 is configured in a standard 64K bipolar PROM pinout, which allows an easy upgrade for PROM sockets. This very high speed device allows digital signal processors (DSP) or other sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

DESC SMD Approved

The 27HC641 is approved and on the released DESC SMD 5962-87515 in Cerdip and leadless chip carrier packages.







ELECTRICAL CHARACTERISTICS

Maximum Ratings *

Vcc and input voltages w.r.t. Vss-0.6 V to + 6.25 V CE/VPP voltage w.r.t. Vss during programming-0.6 V to + 14 V Voltage on A9 w.r.t. Vss-0.6 V to +13.5 V Output voltage w.r.t. Vss-0.6 V to Vcc + 0.6 V Storage temperature-0.6 V

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

| PIN FUNCTION TABLE | | | | | |
|--------------------|---------------------|--|--|--|--|
| Name | Function | | | | |
| A0 - A12 | Address Inputs | | | | |
| CE/VPP | Chip Enable/VPP Pin | | | | |
| O0 - O7 | Data Output | | | | |
| Vcc | +5 V | | | | |
| Vss | Ground | | | | |
| NC | No Connection | | | | |

READ OPERATION DC Characteristics

Vcc = +5 V ±10%

Military (B): Tamb= -55°C to +125°C

| Parameter | Status | Symbol | Min | Max | Units | Conditions |
|-------------------------------|-----------|--------|------|-------|-------|---|
| Input Voltages | Logic "1" | ViH | 2.0 | Vcc+1 | v | |
| | Logic "0" | VIL | -0.1 | 0.8 | ٧ | |
| Input Leakage | | lLi | -10 | 10 | μА | Vin= 0 V to Vcc |
| Output Voltages | Logic "1" | Vон | 2.4 | | v | Юн = - 4 mA |
| | Logic "0" | Vol | | 0.45 | V | loL = 16 mA |
| Leakage | | lLO | -10 | 10 | μА | Vout = 0 V to Vcc |
| Input Capacitance | | Cin | | 6 | pF | Vin = 0 V; Tamb = 25°C f = 1 MHz |
| Output Capacitance | TTL input | Соит | | 12 | pF | Vout= 0 V;Tamb = 25°C f = 1 MHz |
| Power Suppy Current, Active | | lcc | | 90 | mA | VCC = 5.5 V; CE/VPP = V f = 2 MHz; lout = 0 mA; ViL = -0.1 V to 0.8 V; ViH = 2.0 V to VCC |
| Power Supply Current, Standby | | ICC(S) | | 40 | mA | |



READ OPERATION AC Characteristics

AC Testing Waveform:

VIH = 3.0 V and VIL = 0.0 V; VOH = VOL = 1.5 V


Output Load:

Output Load: 1 TTL Load + 30 pF Input Rise and Fall Times: 5 nsec

Ambient Temperature:

ure: Military (B): Tamb = -55°C to +125°C

| Parameter | Sym | 27HC641-45 | | 27HC641-55 | | 27HC641-70 | | Units | Conditions |
|--|------|------------|----------|------------|----------|------------|----------|-------|------------|
| | | Min | Max | Min | Мах | Min | Max | | |
| Address to Output Delay | tACC | | 45 | | 55 | | 70 | ns | |
| CE/VPP to Output Delay | tCE1 | | 30 25 | | 30 30 | | 30 35 | ns | |
| CE/VPP to O/P High Impedance | toff | 0 | 25 | 0 | 25 | 0 | 25 | ns | |
| Output Hold from Address or CE/VPP, which- ever occurs first | toH | 0 | | 0 | | 0 | | ns | |





| PROGRAMMING Ambient Temperature: Tamb = 25°C ±5°C For CE/VPP and Vcc Voltages refer to Programming Algorithms | | | | | | | | |
|---|------------------------|------------|-------------|---------------|--------|-----------------------------|--|--|
| Parameter | Status | Symbol | Min | Max | Units | Conditions | | |
| nput Voltages | Logic "1" Logic "0" | VIH VIL | 2.0 -0.1 | Vcc +1 0.8 | V V | | | |
| nput Leakage | | lu | -10 | 10 | μА | VIN = VIL or VIH | | |
| Output Voltages during verification | Logic "1" Logic "0" | Voh Vol | 2.4 | 0.45 | v | IOH = - 4 mA IOL = 16 mA | | |
| Vcc Current, program & verify | | lcc | | 35 | mA | | | |
| VPP Current, program | | IPP | | 30 | mA | | | |
| A9 Product Identification | | VH | 11.5 | 12.5 | v | | | |

PROGRAMMING AC Characteristics

AC Testing Waveform: V_{IH} = 2.4 V and V_{IL} = 0.45 V; V_{OH} = 2.0 V; V_{OL} = 0.8 V Output Load: 1 TTL Load + 100 pF

for Program, Program Verify and Program Inhibit Modes

Output Load: 1 TTL Load + 100 pF Ambient Temperature: Tamb = 25°C ±5°C


For CE/VPP and Vcc Voltages, refer to Programming Algorithms

| Parameter | Symbol | Min | Max | Units | Remarks |
|-----------------------------|--------|------|-------|-------|----------------|
| Address Set-Up Time | tas | 2 | | μs | |
| Data Set-Up Time | tos | 2 | | μs | |
| Data Hold Time | ton | 2 | | μs | |
| Address Hold Time | tah | 0 | | μs | |
| Float Delay (3) | tDF | 0 | 130 | ns | |
| /cc Set-Up Time | tvcs | 2 | | μs | |
| Program Pulse Width (1) | tew | 0.95 | 1.05 | ms | 1 ms typical |
| Program Pulse Width (1) | tew | 95 | 105 | μs | 100 μs typical |
| Overprogram Pulse Width (2) | topw | 2.85 | 78.75 | ms | |
| E to Output Delay | tce | | 70 | ns | |

Notes: (1) For Express programming algorithm, initial programming width tolerance is $100 \, \mu sec \pm 5\%$. For fast programming algorithm, initial program pulse width tolerance is $1 \, msec \pm 5\%$.

- (2) For fast programming algorithm, the length of the overprogram pulse may vary from 2.85 to 78.75 msec as a function of the iteration counter value.
- (3) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).





MODES

| Operating Modes | CE/VPP | A9 | O0 - O7 |
|-------------------------|--------|----|---------------|
| Read/Program Verify | ViL | Х | Dout |
| Program | VH. | Х | DIN |
| Standby/Program Inhibit | VIн | х | High Z |
| Identify | VIL | V∺ | Identity Code |

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

 the CE/VPP pin is low to power-up (enable) the chip

For Read operations on the low powered version, if the addresses are stable, the address access time (tACC) is equal to the delay from $\overline{\text{CE/VPP}}$ to output (tCE). A faster $\overline{\text{CE/VPP}}$ access time (tCE) is available on the standard part to provide the additional time for decoding for the $\overline{\text{CE/VPP}}$ signal.



Standby Mode

The standby mode is defined when the $\overline{\text{CE}}/\text{VPP}$ pin is high (ViH).

When this condition is met, the supply current will drop from 80 mA to 100 mA on the low power part and to 40 mA on the standard part.

Erase Mode

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1s" state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 $\mu\text{W/cm}^2$ for 20 minutes.

Programming Mode

Two programming algorithms are available. The fast programming algorithm is the industry-standard programming mode that requires both initial programming pulses and overprogramming pulses. The fast programming algorithm is recommended for windowed product only. A flowchart of the fast programming algorithm is shown in Figure 1.

The Express programming algorithm has been developed to improve on the programming throughput times in a production environment. Up to ten (10) 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the Express programming algorithm is shown in Figure 2.

Express is the preferred programming algorithm.

The CE/VPP is a multifunction pin that controls the programming of the 27HC641.

Programming takes place when:

- a) Vcc is brought to proper voltage,
- b) the CE /VPP pin is pulsed at the proper VH level.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A12 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a high voltage pulse (VH) on the $\overline{\text{CE}}/\text{VPP}$ line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) the CE/VPP line is low.

Inhibit

When programming multiple devices in parallel with different data, only $\overline{\text{CE}}/\text{VPP}$ needs to be under separate control to each device. By pulsing the $\overline{\text{CE}}/\text{VPP}$ line to a VH on a particular device, that device will be programmed; all other devices with $\overline{\text{CE}}/\text{VPP}$ held high (VIH) will not be programmed with the data, although address and data will be available on their input pins (i.e., when a level (VIH) is present on $\overline{\text{CE}}/\text{VPP}$) and the device is inhibited from programming.

Identity Mode

In this mode specific data is outputted which identifies the device type and the manufacturer as Microchip Technology Inc. This mode is entered when Pin A9 is taken to VH (11.5 V - 12.5 V).


The CE/VPP line must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.


| Pin — | Input | Output | | | | | | | | |
|-----------------------------|------------|--------|--------|--------|---|--------|-----|----|--------|-------------|
| identity | A0 | O 7 | O 6 | O 5 | 0 | O 3 | 0 | 0 | 0 0 | H e x |
| Manufacturer Device Type | VIL VIH | 0 | 0 | 1 0 | 0 | 1 0 | 0 0 | 00 | 1 0 | 29 10 |

^{*}Code subject to change.

2







ORDERING INFORMATION

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers.

