

MITSUBISHI LSIs
M5L 2716 K, K-65

**16 384-BIT (2048-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

DESCRIPTION

These are ultraviolet-light erasable and electrically reprogrammable 16 384-bit (2048-word by 8-bit) EPROMs. They incorporate N-channel silicon-gate MOS technology, and are designed for microprocessor programming applications.


FEATURES

- Fast programming : 100s/16 384 bits (typ)
- Access time M5L2716K : 450ns (max)
 M5L2716K-65 : 650ns (max)
- Static circuits are used throughout
- Inputs and outputs TTL-compatible in read and program modes
- Single 5V power supply for read mode
 (25V power supply required for program)
- Low power dissipation: Operating : 525mW (max)
 Standby : 132mW (max)
- Single-location programming
 (requires one 50ms pulse/address)
- Interchangeable with Intel's 2716 in pin configuration and electrical characteristics

APPLICATION


- Computers and peripheral equipment

PIN CONFIGURATION (TOP VIEW)



Outline 24K10

BLOCK DIAGRAM



**16 384-BIT (2048-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

FUNCTION

Read

Set the \overline{CE} and \overline{OE} terminals to the read mode (low-level). Low-level input to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{10}$) make the data contents of the designated address location available at the data inputs/outputs ($D_0 \sim D_7$). When the \overline{CE} or \overline{OE} signal is high, data inputs/outputs ($D_0 \sim D_7$) are in a floating state.

When the \overline{CE} signal is high, the device is in the standby mode or power-down mode.

Programming

The chip enters the programming mode when 25V is supplied to the V_{PP} power supply input and \overline{OE} is at high-level. A location is designated by address signals $A_0 \sim A_{10}$, and the data to be programmed must be applied at 8 bits in parallel to the data inputs $D_0 \sim D_7$. A program pulse to the \overline{CE} at this state will effect programming. Only one programming pulse is required, but its width must satisfy the condition $45ms \leq t_{w(CE)} \leq 55ms$.

Mode selection

(Unit: V)

Mode	Pin	\overline{CE}	\overline{OE}	V_{PP}	V_{CC}	Outputs
Read		V_{IL}	V_{IL}	5	5	Output
Deselect		$V_{IL} \sim V_{IH}$	V_{IH}	5	5	Floating
Power down		V_{IH}	$V_{IL} \sim V_{IH}$	5	5	Floating
Program	Pulsed V_{IL} to V_{IH}	V_{IH}	25	5		Input
Program verify	V_{IL}	V_{IL}	5 or 25	5		Output
Program inhibit	V_{IL}	V_{IH}	25	5		Floating

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Conditions	Limits	Unit
V_{I1}	Input voltage, V_{PP}	With respect to GND	$-0.3 \sim 26.5$	V
V_{I2}	Input voltage, V_{CC} , address, \overline{OE} , \overline{CE} , data		$-0.3 \sim 6$	V
T_{opr}	Operating free-air temperature range		$0 \sim 70$	°C
T_{stg}	Storage temperature range		$-65 \sim 125$	°C

READ OPERATION

Recommended Operating Conditions ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{PP}	Supply voltage		$(V_{PP} = V_{CC})$		V
GND	Supply voltage		0		V
V_{IL}	Low-level input voltage	-0.1		0.8	V
V_{IH}	High-level input voltage	2.2		$V_{CC} + 1$	V

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537\AA at an intensity of approximately $15\text{W}/\text{cm}^2$.

PRECAUTIONS FOR READ OPERATION

1. V_{CC} should be turned on with or before V_{PP} and turned off with or after V_{PP} .
2. V_{PP} should be connected directly to V_{CC} except during programming. For supply current design, therefore, V_{PP} and V_{CC} should be added.

3

HANDLING PRECAUTIONS

1. Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent window should be covered with opaque tape.
2. High voltages are used when programming, and the conditions under which it is performed must be carefully controlled to prevent the application of excessively high voltages. Specifically, the voltage applied to V_{PP} should be kept below 26V including overshoot. Special precautions should be taken at the time of power-on.
3. Before erasing, clean the surface of the transparent lid to remove completely oily impurities or paste, which may impede irradiation and affect the erasing characteristics.

16 384-BIT (2048-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

Electrical Characteristics ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5 \text{ V} \pm 5\%$, $V_{PP} = V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ (Note 1)	Max	
I _{IL}	High-level input current, address, \overline{OE} , \overline{CE}	$V_I = 5.25V$			10	μA
I _{OZ}	Off-state output current	$V_O = 5.25V$, $\overline{OE} = 5V$			10	μA
I _{PP1}	Supply current from V_{PP}	$V_{PP} = 5.85V$			6	mA
I _{CC1}	Supply current from V_{CC} (standby)	$\overline{OE} = V_{IH}$, $\overline{CE} = V_{IL}$		10	25	mA
I _{CC2}	Supply current from V_{CC} (operating)	$\overline{OE} = \overline{CE} = V_{IL}$		57	100	mA
V _{OL}	Low-level output voltage	$I_{OL} = 2.1mA$			0.45	V
V _{OH}	High-level output voltage	$I_{OH} = -400\mu A$	2.4			V


Switching Characteristics ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5 \text{ V} \pm 5\%$, $V_{PP} = V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ (Note 1)	Max		
ta(A)	Address access time	M5L 2716K	$\overline{OE} = \overline{CE} = V_{IL}$	$t_r \leq 20\text{ns}$		450	ns
		M5L 2716K-65				650	ns
ta(CE)	Chip enable access time	M5L 2716K	$\overline{OE} = V_{IL}$	$t_f \leq 20\text{ns}$		450	ns
		M5L 2716K-65				650	ns
ta(OE)	Output enable access time	M5L 2716K	$\overline{CE} = V_{IL}$	$V_{IL} = 0.8V$		80	ns
		M5L 2716K-65				150	ns
tv(OE)	Data valid time after output enable		$\overline{CE} = V_{IL}$	$V_{IH} = 2.2V$	0	100	ns
						100	ns
tv(CE)	Data valid time after chip select		$\overline{OE} = V_{IL}$		0	100	ns
						100	ns
tv(A)	Data valid time after address		$\overline{OE} = \overline{CE} = V_{IL}$		0		ns
							ns


Note 1: at $T_a=25^\circ\text{C}$ and normal supply voltage.

Timing Diagrams (Read Operation)

When Power-Down Mode Not Used



Power-Down Mode



Note 2: The center line indicates a floating (high-impedance) state.

**16 384-BIT (2048-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

PROGRAM MODE

Recommended Operating Conditions ($T_a = 25 \pm 5^\circ C$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.75	5	5.25	V
V _{PP}	Supply voltage	24	25	26	V
GNG	Supply voltage		0		V
V _{IL}	Low-level input voltage	-0.1		0.8	V
V _{IH}	High-level input voltage	2.2		V _{CC} + 1	V

3

Electrical Characteristics ($T_a = 25 \pm 5^\circ C$, $V_{CC} = 5 V \pm 5\%$, $V_{PP} = 25 \pm 1 V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{IL}	High-level input current, address, \overline{OE} , \overline{CE}	$V_{IN} = 5.25V$			10	μA
I _{PP1}	Supply current from V_{PP}	$\overline{CE} = V_{IL}$			6	mA
I _{PP2}	Supply current from V_{PP}	$\overline{CE} = V_{IH}$			30	mA
I _{CC}	Supply current from V_{CC}				100	mA

Timing Requirements ($T_a = 25 \pm 5^\circ C$, $V_{CC} = 5 V \pm 5\%$, $V_{PP} = 25 \pm 1 V$ unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su(A-CE)}	Address setup time before chip enable		2			μs
t _{su(OE-CE)}	Output enable setup time before chip enable		2			μs
t _{su(DQ-CE)}	Data input setup time before chip enable		2			μs
t _{h(CE-A)}	Address hold time after chip enable		2			μs
t _{h(CE-OE)}	Output enable hold time after chip enable		2			μs
t _{h(CE-DQ)}	Data input hold time after chip enable		2			μs
t _{w(CE)}	Chip enable pulse width		45	50	55	ms
t _{r(CE)}	Chip enable pulse rise time		5			ns
t _{f(CE)}	Chip enable pulse fall time		5			ns

Switching Characteristics ($T_a = 25 \pm 5^\circ C$, $V_{CC} = 5 V \pm 5\%$, $V_{PP} = 25 \pm 1 V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{v(OE)}	Data valid time after output enable		0		120	ns
t _{a(OE)}	Output enable access time	M5L 2716K M5L 2716K - 65			150	ns
					300	ns

Timing Diagram (for Program and Verify)

