# 4K (512 x 8) CMOS Electrically Erasable PROM

34

Re\$

orig

6048



#### **FEATURES**

- Fast Read Access Time 150ns
- High Performance CMOS Technology for Low Power Dissipation
  - 100μA Standby
  - 30mA Active
- Fast Byte Write Time 200 µs or 1ms
- High Endurance 10<sup>5</sup> Erase/Write Cycles
- Automatic Write Operation
  - Internal Control Timer
  - Auto-Clear Before Write Operation
  - On-Chip Address and Data Latches
- Data Polling
- Chip Clear Function
- Enhanced Data Protection
  - V<sub>CC</sub> Detector
- Power-Up Timer
- Data Retention > 10 Years
- 5-Volt-Only Operation
- JEDEC-Approved Byte-Wide Pinout
- Full Commercial and Industrial Temperature Ranges:
  - $0^{\circ}$  to  $+70^{\circ}$ C Commercial (28C04)
  - $-40^{\circ}$  to  $+85^{\circ}$ C Industrial (28C04I)
- Also Available in Military Temperature Range:
  - $-55^{\circ}$  to  $+125^{\circ}$ C (28C04MR)

PIN CONFIGURATION							
•		Top View					
A7	●1 2 3 4 5 6 7 8 9 10	Top View	24  V <sub>CC</sub> 23  A8 22  NC 21  WE 20  OE 19  NC 18  CE 17  VO <sub>7</sub> 16  VO <sub>6</sub> 15  VO <sub>5</sub> 13  VO <sub>4</sub>				
V <sub>ss</sub> □	12		14 1/O <sub>3</sub>				

#### **PIN NAMES**

$A_0-A_8$	ADDRESSES
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
WE	WRITE ENABLE
I/O <sub>0</sub> –I/O <sub>7</sub>	DATA INPUTS/OUTPUTS
NC	NO CONNECT
V <sub>cc</sub>	+5V POWER
V <sub>SS</sub>	GROUND

#### **DESCRIPTION**


The General Instrument Microelectronics 28C04 is a low-power, high-performance 512 x 8-bit non-volatile Electrically Erasable and Programmable Read Only Memory with popular, easy to use features. The device is manufactured with General Instrument's advanced and reliable non-volatile CMOS technology.

The 28C04 is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write," the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear the addressed memory cells and write the latched data

using an internal control timer. Data polling can be used to determine whether or not the write cycle is complete.

The 28C04 operates from a single 5V supply and is packaged in standard JEDEC-approved packages. All necessary programming voltages are internally generated and timed.

CMOS technology in the device offers a combination of fast access times (150ns (28C04-15)) and low power dissipation (30mA). When the chip is deselected, the standby current is less than 100 $\mu$ A. The 28C04's fast memory access time allows for direct polling with microprocessors without waiting.



FUNCTIONAL BLOCK DIAGRAM 28C04

#### **DEVICE OPERATION**

The General Instrument 28C04 has four basic modes of operation — read, standby, write inhibit, and byte write — as outlined in the following table.

	PIN	CE	ŌĒ	WE	I/O	
MODE						
READ		L	L	H	D <sub>OUT</sub>	
STANDBY		Н	X	X	High Z	
WRITE INHIBIT		Н	X	Х	High Z	
WRITE INHIBIT		X	L	Х		
WRITE INHIBIT		X	X	Н		
BYTE WRITE		L	Н	L	D <sub>IN</sub>	
BYTE CLEAR		Automatic Before Each "Write"				

#### **READ MODE**

The 28C04 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable  $(\overline{CE})$  is the power control and should be used for device selection. Output Enable  $(\overline{OE})$  is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time  $(t_{ACC})$  is equal to the delay from  $\overline{CE}$  to output  $(t_{CE})$ . Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC}$ - $t_{OE}$ -

#### STANDBY MODE

The 28C04 is placed in the standby mode by applying a high signal to the  $\overline{\text{CE}}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input.

### **DATA PROTECTION**

To ensure data integrity, especially during critical power up and power down transitions, the following enhanced data protection circuits are incorporated.

First, an internal  $V_{\rm CC}$  detect (3.8 volts typical) will inhibit the initiation of a non-volatile programming operation when  $V_{\rm CC}$  is less than the  $V_{\rm CC}$  detect circuit trip. In addition, on power up an internal timer (5ms typical) will inhibit the recognition of any program operation. During this period, all normal read functions will be operational. After both the  $V_{\rm CC}$  detection and the internal timer have elapsed, normal programming operation can be performed.

Second, there is a  $\overline{\text{WE}}$  filtering circuit that prevents  $\overline{\text{WE}}$  pulses of less than 20ns duration from initiating a write cycle.

Third, holding  $\overline{WE}$  or  $\overline{CE}$  high, or  $\overline{OE}$  low, inhibits a write cycle during power-on and power-off (V<sub>CC</sub>).

#### WRITE MODE

The 28C04 has a write cycle similar to that of a static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the  $\overline{WE}$  pin. On the falling edge of  $\overline{WE}$ , the address information is latched. On the rising edge, the data and the control pins ( $\overline{CE}$  and  $\overline{OE}$ ) are latched.

#### 28C04

#### **DATA POLLING**

The 28C04 features  $\overline{\text{Data}}$  Polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of  $I/O_7$  ( $I/O_0$  to  $I/O_6$  are indeterminable). After completion of the write cycle, true data is available.  $\overline{\text{Data}}$  polling allows a simple read/compare operation to determine the status of the chip. This eliminates the need for external hardware.

#### **OPTIONAL CHIP CLEAR**

All data can be cleared to ones in a single chip clear cycle by raising  $\overline{OE}$  to 12 volts and bringing the  $\overline{WE}$  and  $\overline{CE}$  low. This procedure clears all data.

#### RETENTION/ENDURANCE

Read retention for data written into the 28C04 is greater than 10 years, with up to 10<sup>5</sup> write cycles. There is no limit to the number of times data can be read.

# **ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings**

Temperature Under Bias
Storage Temperature
All Input Voltages with Respect to Ground
All Output Voltages with Respect to Ground
Voltage on OE with Respect to Ground

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### DC CHARACTERISTICS

28C04  $T_A=0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC}=5V\pm10\%$ , unless otherwise specified. 28C04l  $T_A=-40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC}=5V\pm10\%$ , unless otherwise specified.

SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS
I <sub>LI</sub>	Input Leakage Current		10	μΑ	-0.1 to V <sub>CC</sub> +1
I <sub>LO</sub>	Output Leakage Current		10	μΑ	-0.1 to V <sub>CC</sub> +0.1
I <sub>cc</sub>	V <sub>CC</sub> Current Standby		100 2 3	μA mA mA	
Icc	V <sub>CC</sub> Current Active		30	mA	f = 1 MHz
V <sub>IL</sub>	Input Low Voltage	-0.1	+ 0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> +1	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	I <sub>OL</sub> = 2.1mA
V <sub>OH</sub>	Output High Voltage	2.4		V	$I_{OH} = -400\mu A$

## **AC CHARACTERISTICS — READ CYCLE**

		28C0	)4-15	28C	)4-20	28C04-25			TEST
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
t <sub>ACC</sub> <sup>(1)</sup>	Address to Output Delay		150		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
t <sub>CE</sub>	CE to Output Delay		150		200		250	ns	OE = V <sub>IL</sub>
t <sub>OE</sub>	OE to Output Delay		70		80		120	ns	CE = V <sub>IL</sub>
t <sub>DF</sub> (2,3)	OE High to Output Float	0	50	0	55	0	70	ns	$\overline{CE} = V_{IL}$
t <sub>OH</sub>	Output Hold from Address, CE or OE, whichever occurred first.		10		10		10	ns	$\overline{CE} = \overline{OE} = V_{IL}$



- OE can be delayed up to t<sub>ACC</sub>-t<sub>OE</sub> after the falling edge of CE without impact on t<sub>ACC</sub>.
   This parameter is only sampled and is not 100% tested.
   t<sub>DF</sub> is specified from OE or CE, whichever occurs first.


### **AC CHARACTERISTICS — BYTE WRITE CYCLE**

SYMBOL	PARAMETER	MIN	MAX	UNITS	COMMENTS
t <sub>AS</sub>	Address Setup Time	10		ns	
t <sub>AH</sub>	Address Hold Time	50		ns	
t <sub>cs</sub>	Write Setup Time	0		ns	
t <sub>CH</sub>	Write Hold Time	0		ns	
t <sub>WPL</sub>	Write Pulse Low Time	100		ns	Note 1
t <sub>WPH</sub>	Write Pulse High Time	50		ns	
t <sub>OES</sub>	Output Enable Setup Time	10		ns	
t <sub>OEH</sub>	Output Enable Hold Time	10		ns	
t <sub>DV</sub>	Data Valid Time		1000	ns	Note 2
t <sub>DS</sub>	Data Setup Time	50		ns	
t <sub>DH</sub>	Data Hold Time	10		ns	
t <sub>wc</sub>	Write Cycle Time 28C04		1	ms	Typically 0.5ms
	28C04F		200	μs	Typically 100μs

Note 1: A write cycle can be initiated either by  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  going low, whichever occurs last. The data are latched on the positive edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs first.

Note 2: Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until t<sub>DH</sub> after the positive edge of WE or CE, whichever occurs first.

# **WE CONTROLLED WRITE CYCLE**



### **CE CONTROLLED WRITE CYCLE** ADDRESS X ADDRESS VALID t<sub>AH</sub>-**CE** WE - t<sub>OEH</sub> ŌĒ -t<sub>DH</sub> DATA IN VALID DATA

PROGRAM COMPLETE. DEVICE READY FOR NEXT OPERATION.


> $t_w = 10 \text{ ms}$  $t_s = 1 \mu s$

 $V_{H}^{s} = 1 \mu s$   $V_{H} = 12.0 \text{ to } \pm 0.5 \text{V}$ 


# **DATA POLLING**

OE VIH

WE



# **AC TESTING, INPUT AND OUTPUT WAVEFORMS**



AC testing inputs are driven at 2.4V for a Logic 1 and 0.45V for a Logic 0. Timing measurements are made at 2.0V for a Logic 1 and 0.8V for a Logic 0.