

Martin Eberhard 13 August 2014

Revision History

Rev	Date	Author	Notes
1.00	15SEP2013	M. Eberhard	Created
1.01	25MAR2014	M. Eberhard	Fixed alternate platter load bug
1.02	26MAR2014	M. Eberhard	Platter number in signon, jump to XENTER when done, so message completes
1.03	05JUN2014	M. Eberhard	Use sense switch All to select platter. Don't allow selecting unit.
2.00	13AUG2014	M. Eberhard	Turnkey Module compatibility: copy code to RAM before running.

INTRODUCTION

HDBL is a 256-byte PROM program that loads the boot file from either platter of an 88-HDSK hard disk, and executes the successfully loaded code. Progress and error messages are printed on a "standard" 6850based Altair Terminal port, such as port A of an 88-2SIO, the serial port on a Turnkey Module, or the serial port of an 88-UIO.

CONTENTS

1.	INSTALLATION	3
2.	SYSTEM REQUIREMENTS	3
3.	SELECTING THE BOOT PLATTER	3
4.	OPERATING PROCEDURES	4
5.	ERROR INDICATIONS	5
6.	8800b TURNKEY MODULE COMPATIBILITY	5
API	PENDIX A - DISK STRUCTURE	6
API	PENDIX B - SOURCE CODE LISTING	б

1. INSTALLATION

The HDBL PROM must be installed at address 176000 octal. It is inserted in slot E of an 88-PMC memory card (with its base address at 174000 octal), or in slot L1 of a Turnkey Module.

2. SYSTEM REQUIREMENTS

The standard build of HDBL requires at least 48K of RAM in the Altair, because its stack and relocated code is located in the 256-byte page that begins at address BF00h.

The 88-HDSK controller must be installed at the I/O standard addresses, 280 octal through 287 octal (A0h through A7h).

HDBL expects a Motorola 6850 ACIA-type device as its Terminal. This can be one of the following devices: an 88-2SIO (port A), an 8800b Turnkey Module, or an 88-UIO. This I/O device must be addressed at address 020 and 021 octal (10h and 11h).

3. SELECTING THE BOOT PLATTER

MITS's software only boots from the removable cartridge of the disk drive. HDBL allows you to boot also from the fixed platter. You can select from which platter to boot using Sense Switch 3¹ (labeled A11 on an Altair front panel). If this switch is down (0), then HDBL will boot from the removable cartridge. If this switch is up (1), then HDBL will load from the fixed platter.

¹ This particular switch was chosen to minimize collisions with the normal use of sense switches <Al1:A8>. 0000 through 0110 select the input device for MBL and for the various checksum loaders on tape (and values above 0110 will generate an error). So if you have the sense switches (which may be inaccessible on an 8800b Turnkey board) set for loading from e.g. cassette, then the machine will still boot from the removable cartridge when booting via HDBL.

4. OPERATING PROCEDURES

- 5.1 Start the Computer
 - 1. Power on or Reset the Altair.
 - 2. If you have TURMON or UBMON, then start this program, if the autostart did not do so already.
 - 3. If you do not have TURMON or UBMON or equivalent:
 - a. STOP and RESET the Altair.
 - b. EXAMINE address 176000 octal
- 5.1 START THE HARD DISK
 - 1. Power on the disk controller
 - 2. Power on the disk drive
 - 3. When the SAFE light comes on, press the RUN switch on the disk drive, and wait for the READY light to come on.
- 5.3 INITIATING THE LOAD
 - 1. Select the boot platter by setting Sense Switch 3
 - a. Set Switch 3 down to boot from the removable cartridge
 - b. Set Switch 3 up to boot from the fixed platter
 - 2. Start HDBL
 - a. If you are using TURMON, type "J176000".
 - b. If you are using UBMON, type "L"
 - c. If you are starting with a front panel, press the RUN switch.
- 5.4 COMPLETING THE LOAD
 - 1. HDBL will immediately announce its revision number.
 - 2. HDBL will announce "LOADING FROM {0 or 1}", where 0 is the removable cartridge, and 1 is the fixed platter. This message is printed after HDBL has successfully loaded the Pack Descriptor Page from the hard disk. The Pack Descriptor page (track 0, side 0, sector 0) informs HDBL the starting load sector number, and the total number of sectors to load.
 - 3. Loading will continue until the specified number of sectors has been loaded, or until an error occurs. HDBL does not retry on errors.

5. ERROR INDICATIONS

The Interrupt Enable light remains off if loading is proceeding properly. If an error occurs, the Interrupt Enable light comes on and an error message is printed on the Console. The 88-HDSK error code is stored in address 0000, and then the Altair will hang in an infinite loop. (You can reset the Altair, and then examine this location.)

The 88-HDSK error code is an 8-bit value, with each bit indicating a different error when set. These bits are interpreted as follows:

Bit	Meaning								
0	Drive not ready								
1	Illegal sector requested								
2	CRC error in sector data								
3	CRC error in sector header								
4	Wrong sector detected								
5	Wrong cylinder detected								
6	Wrong head detected								
7	Write protect (not an error)								

See the 88-HDSK documentation for further details.

6. 8800b TURNKEY MODULE COMPATIBILITY

The 8800b Turnkey Modules (except for Rev 0 Turnkey Modules that do not have the 88-SYS-CLG mods) disable PROM and enable RAM whenever software inputs from the Sense Switch port. (Some versions of this board will disable the PROMs when any IN instruction is executed!)

This means that any PROM that reads the Sense switches will not work with the Turnkey Module - and any PROM that ever uses the IN instruction will fail with some Turnkey Modules.

Starting with version 2.00, HDBL will work with all Turnkey Modules, because it relocates its own code to RAM before ever reading the Sense Switches. Code is relocated to the same page of memory that HDBL uses for its stack, starting at address BF00h in the standard build. (This requires at least 48K of RAM in the Altair.)

13 August 2014 88 HDBL PROM vers. 2.00

APPENDIX A - DISK STRUCTURE

There are 24 256-byte sectors per track, and these are numbered 0 through 23 on each track. Each platter has 2 sides, numbered 0 and 1. Data on each platter is organized as a sequence of Disk Pages, where each Page is one sector. Pages are numbered sequentially starting at 0 (on track 0, side 0), through the 24 sectors on track 0, side 0, and then on to track 0, side 1, where sector 0 is page 24. Page 47 is the first sector on track 1, side 0, and page numbering continues this way through all the tracks.

Page 0 (which is track 0, side 0, sector 0) is the Pack Descriptor Page, containing various information about the particular disk platter. Bytes 40-43 of this Page are the "Opsys Pointers." Bytes 40 & 41 are the page number of the starting boot page, Bytes 42 & 43 are the number of pages to load during boot. HDBL assumes that the boot file is to be loaded into memory starting at address 0000.

APPENDIX B - SOURCE CODE LISTING

The following pages list the source code for HDBL. This code was assembled using Digital Research's ASM assembler. As such, all values are in hexadecimal, rather than in octal as is normal for MITS software.

> 13 August 2014 88 HDBL PROM vers. 2.00

HDBL.PRN

_____ Hard Disk Boot Loader (HDBL) By Martin Eberhard HDBL is a 256-byte PROM program that loads the boot file from an 88-HDSK hard disk, and executes the successfully loaded code. Progress and error messages are printed on a "standard" 6850-based Altair Terminal port at address 10H and 11h, such as port A of an 88-2SIO, the serial port on a Turnkey Module, or the serial port of an 88-UIO. The standard 88-HDSK system uses a Pertec D3422 disk drive, which contains 2 platters - one is in a removable cartridge, the other is a fixed platter. However, The 88-HDSK controller can actually support up to 4 platters, supporting the Pertec D3462 disk drive, which has one removable platter, and 3 fixed platters. Altair software normally boots only from the removable cartridge of a D3422 disk drive. HDBL allows you to boot also from the fixed platter. You can select from which platter to boot using Sense Switch 3 (A11 on the front panel). 0 (down) selects the removable cartridge, 1 (up) selects the fixed platter. This switch was chosen to minimize collisions with the normal use of sense switches <A11:A8>. 0000 through 0110 select the input device for MBL and for the various checksum loaders on tape (and values above 0110 will generate an error). So if you have the sense switches (which may be inaccessible on an 8800b Turnkey board) set forloading from e.g. cassette, then the machine will still boot from the removable cartridge when booting via HDBL. There are 24 256-byte sectors per track, and these are numbered 0 through 23 on each track. Each platter has 2 sides, numbered 0 and 1. Data on each platter is organized as a sequence of Disk Pages, where each Page is one sector. Pages are numbered sequentially starting at 0 (on track 0, side 0), through the 24 sectors on track 0, side 0, and then on to track 0, side 1, where sector 0 is page 24. Page the first sector on track 1, side 0, and page numbering Page 47 is continues this way through all the tracks. Page 0 (which is track 0, side 0, sector 0) is the Pack Descriptor Page, containing various information about the particular disk platter. Bytes 40-43 of this Page are the "Opsys Pointers." Bytes 40 & 41 are the Page number of the starting boot Page, Bytes 42 & 43 are the number of Pages to load during boot. HDBL assumes that the boot file is to be loaded into memory starting at address 0000, and executed there. During loading, the INTE (Interrupt Enabled) LED on the front panel will be off. Any error during loading will cause the INTE LED to light and a "LOAD ERR" message to be printed on the Terminal. The error code is stored in memory at address 0. HDBL will then hwng in a loop until Reset. Because HDBL may be running stand-alone, the Terminal port gets initialized during HDBL initialization. But if control came from UBMON (with an "L" command) or from TURMON (with a "J 176000" command) then the Terminal port's ACIA will still Page 1

	HDBL.PRN ; be transmitting the last two character-echos of the command ; when HDBL begins. HDBL will stall 6.5 uS (one character time ; above 1800 baud) before initializing the Terminal port, so ; that the ACIA will have time to finish transmitting this last ; characters before it gets reset.							
	, Newer Turnkey Modules (and older ones with the 88-SYS-CLG ; modification) will disable the PROMs when an IN instruction ; reads port FFh (the Sense Switches). Some of these boards ; will disable the PROM when *any* IN instruction is ; executed. For this reason, HDBL copies itself to RAM, and ; runs from there, before executing any IN instructions.							
	, This code is written to assemble with ASM by Digital Research							
	Revision History 1.00 15SEP2013 M.Eberhard Created 1.01 25MAR2014 M.Eberhard Fixed bug with loading from alternate platters, code squeeze, improve comments 1.02 26MAR2014 M.Eberhard Further compression. Print platter number in signon msg. Jump to XENTER instead of XMON on error, so ACIA reset doesn't hose the last chr of error code. 1.03 05JUN2013 M.Eberhard Use sense switch All to select boot platter. Eliminate selection of boot drive. 2.00 15AUG2014 M.Eberhard Copy code to RAM before execution, for Turnkey Module							
	(Remember to update the Version String below)							
0000 = FFFF =	;=====================================							
	; PROM address and Entry point for HDBL. UBMON assumes FC00h.							
FC00 =	HDBL equ OFCOOh ;Beginning of HDBL PROM							
	; RAM address for moved code. Exactly one of these ; should be used.							
BF00 =	RAMPAG equ 0BF00h ;beginning of RAM page (48K system) ;RAMPAG equ 0F700h ;beginning of RAM page (62K system) ;RAMPAG equ 0FB00h ;beginning of RAM page (63K system) ;(e.g. Turnkey Module's RAM)							
3D00 =	ROF equ HDBL-RAMPAG ;RAM relocation offset							
	; Sense Switch assignment for selecting the boot platter & unit							
00FF = 0008 =	SSWTCH equ OFFh ;Sense Switch address PSWTCH equ 008h ;mask for platter Switches ;Code assumes 008h (bit 3)							
	; Terminal port equates - same for 88-2SIO port 0, Turnkey ; Module, and 88-UIO (all based on the Motorola 6850 ACIA) ; Note: transmitting with 2 stop bits is also compatible with a ; receiver that is programmed for 1 stop bit. Page 2							

HDBL.PRN

0010 = 0010 = 0011 = 0011 =	ACCTRL ACSTAT ACTXD ACRXD	EQU EQU EQU EQU	10h 10h 11h 11h	;ACIA Control output port ;ACIA Status input port ;ACIA TX Data register ;ACIA RX Data register
0003 = 0001 = 0002 = 0011 =	ACRSET ACRDF ACTDE ACINIT	EQU EQU EQU EQU	0000001 0000000 0000001 0001000	1b ;Master reset 1b ;RX Data register full 0b ;TX Data register empty 1b ;/16, 8-bit, No Parity, 2Stops
	; 88-HDS	SK ports	(The in	terface board is actually an 88-4PIO.)
00A0 = 00A1 = 00A2 = 00A3 =	CREADY CSTAT ACSTA ACMD	equ equ equ equ	0A0h 0A1h 0A2h 0A3h	;IN: Ctlr ready for command (bit7) ;IN: error flags, reset CREADY ;IN: Command Ack (bit 7) ;IN: reset Command Ack
00A4 = 00A5 = 00A6 = 00A7 =	CDSTA CDATA ADSTA ADATA	equ equ equ equ	0A4h 0A5h 0A6h 0A7h	;IN: data/stat availablr at CDATA ;IN: Disk data or status from Ctlr ;IN: ADATA Port Available (bit 7) ;OUT: Command low byte
	; 88-HDS	SK ACMD:	ADATA Cor	nmands
0000 =	CSEEK	equ	00h	;Bits 15:12 = 0000b ;Bits 11:10 = Unit # ;Bits 9:0 = Cylinder #
0030 =	CRDSEC	equ	30h	;Bits 15:12 = 0011b ;Bits 11:10 = Unit # ;Bits 9:8 = Buffer # ;Bit 7:6 = Platter # ;Bits 5 = Side # ;Bits 4:0 = Sector #
0020 = 00C0 = 000C =	CSIDE CFPLTR CUNIT	equ equ equ	020h 0C0h 00Ch	;Side select for CRDSEC ;platter mask for CRDSEC ;Unit mask for CSEEK & CRDSEC
0050 =	CRDBUF	equ	50h	;Bits 15:12 = 0101b ;Bits 11:10 = not used ;Bits 9:8 = buffer # ;Bits 7:0 = # bytes to transfer ;(00 means 256)
	; 88-HDS	бк сятат	error b	its
0001 = 0002 = 0004 = 0008 = 0010 = 0020 = 0040 = 0080 = 007F =	ERDNR ERBADS ERSCRC ERHCRC ERSWRG ERCWRG ERHWRG WPROT ERMASK	equ equ equ equ equ equ equ equ equ	01h 02h 04h 08h 10h 20h 40h 80h 7Fh	;drive not ready ;illegal sector ;CRC error during sector read ;CRC error during header read ;header has wrong sector ;header has wrong cylinder ;header has wrong head ;Write Protect ;all the actual error bits
	; 88-HDS	SK Consta	ants	
0028 = 0018 = 0000 =	OSOFF HDSPT DBUFR	equ equ equ	40 24 0	;Page 0 offset to opsys pointers ;Sectors per track ;Default controller buffer: 0-3 Page 3

HDBL.PRN ;Code gets longer if <>0

		; ASCII	charact	ers	
000d 000a	=	CR LF	equ equ	0Dh 0Ah	
FC00		;====== ; Start	of HDBL org	PROM HDBL	
FC00	F3	,	di		;front panel INTE light off
		; Copy (; This (; faster; bytes	code to I vill allo r to comp in RAM	RAM. This will provide the state of the state of the stack.)	rovide 6.5 mS of delay. s running at 1700 baud or on. (This also leaves 18
FC01 FC04	2100C0 16FC	,	lxi mvi	h,RAMPAG+100h d,(HDBL/256)	;last RAM address+1 ;PROM code page
FC06 FC07 FC08 FC09 FC0A FC0B FC0D	2B 5D 1A 77 7D D612 C206FC	COPLUP:	dcx mov ldax mov sui jnz	h e,1 d m,a a,1 RAMCOD and OFFh COPLUP	;(5+1) ;(4+1) ;(7+1) ;(7+1) ;(4+1) ;(7+2)ends with a=0 ;(10+3)
		;54 cyc	les per p	pass X (256-18) /	/2 = 6.426 mS
		; : Set u	o svstem	stack immediate	ly below RAM code image
FC10	F9	;	sphl		
		;; ;go to	loaded co	ode (with a=0)	
FC11	Е9	;	pchl		
		;====== ; All o ; On En ; a =	f the fo try: 0	llowing code gets	s copied to RAM and run there.
FC12 FC13	67 6F	RAMCOD:	mo∨ mo∨	h,a 1,a	;set load initial page ;hl=0
		Initia (Actua On En a = hl = On Ex hl =	alize 88 ally por try: 0 0 it: 0	-HDSK interface k ts 0 and 1 of an	board 88-4PIO)
FC14 FC16 FC18 FC1A	D3A0 D3A2 D3A4 D3A6	,	out out out out	0A0h 0A2h 0A4h 0A6h	;Select port OAh DDR ;Select port OBh DDR ;Select port 1Ah DDR ;Select port 1Bh DDR

	HDBL.PRN						
FC1C D3A1 FC1E D3A5	out out	0A1h 0A5h	;Port OAh is an input port ;Port 1Ah is an input port				
FC20 2F FC21 D3A3 FC23 D3A7	cma out out	0A3h 0A7h	;Port OBh is an output port ;Port 1Bh is an output port				
FC25 3E2C FC27 D3A0 FC29 D3A4 EC28 D3A6	mvi out out	a,2Ch 0A0h 0A4h 0a6b	;set up input port handshakes				
FC2D 3E24 FC2F D3A2	mvi out	a,24h 0A2h	;set up port OBh handshakes				
FC31 DBA1	in	CSTAT	;clear Controller Ready bit				
	; Reset and ini ; On Entry & Ex ; hl = 0	tialize the Term [.] it:	inal port ACIA				
FC33 3E03 FC35 D310 FC37 3E11 FC39 D310	, mvi out mvi out	A,ACRSET ACCTRL A,ACINIT ACCTRL					
	; Print HDBL ve ; On Entry & Ex ; hl = 0	rsion message it:					
FC3B CDE5BF FC3E 0D0A484442	, call db	PRINTF-ROF CR,LF,'HDBL 2.0	;print the following string ','O'+80h				
	; Read the Pack ; to get the Op ; Bytes 41:40 ; Bytes 43:42 ; On Entry: ; hl = 0	Descriptor Page sys Pointers: = Initial Disk F = Disk Page cour	(Disk Page 0) Page number nt (Byte 43=MSB=0)				
FC49 062B FC4B CD82BF	; mvi call	b,0SOFF+3 GETPAG-ROF	;byte count to end of pointers ;Seek, read page hl into buffer ;set up to read b buffer bytes				
FC4E E5 FC4F EB	push xchg	h	;execution address on stack ;load address into de				
	; Read from the ; we get to the ; C & HL. Note: ; the controlle ; byte every 2. ; page count, s	controller buffe opsys pointers. no testing any b r can keep up. (1 5 uS.) This only ince the high by	er and discard everything until Load the opsys pointers into nandshake here - just assume The controller can send a data reads the low byte of the te must be 0 anyway.				
FC50 DBA5	PTRLUP: in	CDATA	;read byte from controller				
FC52 6C FC53 61 FC54 4F	mo∨ mo∨ mo∨	l,h h,c c,a	;shift everybody over ;and put it away				

	HDBL.PRN							
FC55 FC56	05 C250BF		dcr jnz	b PTRLUP-ROF				
	; Announce 'LOADING FROM <platter>' on the Terminal</platter>							
FC59 FC5C	CDDCBF 494E472046	5	call db	LOADPF-ROF 'ING FROM',' '+8	;CR,LF,'LOAD', then string 30h			
FC65	DBFF		in	SSWTCH	; read platter switch			
FC67 FC69 FC6A FC6B	E608 0f 0f 0f		ani rrc rrc rrc	PSWTCH	; (disables proms in furnkey bu) ;mask off all others			
FC6C FC6E	C630 CDF3BF		adi call	'0' PRINTA-ROF	;make it ASCII ;and print it			
		Read c Pages from disk, starting at Page hl, into memory starting at the address on the stack On Entry: b = 0 c = page count de = LDADDR hl = initial Disk page number						
FC71	CD82BF	PAGELP:	call	GETPAG-ROF	;Seek, read page hl into buffer ;set up to read b buffer bytes ;b=0 here always.			
		; Load 2 ; Note: ; contro ; every	256 bytes no test oller car 2.5 uS.)	s of buffer data ing any handshake n keep up. (The c)	into memory at de (b=0 here) e here - just assume the controller can send a data byte			
FC74 FC76 FC77 FC78 FC79	DBA5 12 13 05 C274BF	BYTELP:	in stax inx dcr inz	CDATA d d b BYTELP-ROF	;get a data byte ;write it to RAM ;next address ;bump byte counter :until done (b=0)			
		; Next [J Disk Page	2				
FC7C FC7D FC7E	23 OD C271BF		inx dcr jnz	h C PAGELP-ROF	;Next Disk Page ;bump Disk Page count			
		;	ecute loa	aded code, at the	e address on the stack			
FC81	С9	;	ret					
		;===Subi ; Seek a ; On Ent ; D=nu ; On Ex ; a,f ; Cont	routine== and read try: umber of it: lags tras troller h	disk Page hl int bytes to transfe shed, all others nas specified sec	to 88-HDSK buffer 0 er (0 means 256) preserved ctor data in its buffer			
FC82 FC83 FC84	E5 D5 C5	GETPAG:	push push push	h d b Page 6	;Save requested Page ;Save regs ;save byte count			

HDBL.PRN

	Compu h This usual so th divis if th alway requi	ute cyli = hl / = hl MC is fast lly put nis will sion of ne boot /s miss ire a fu	nder and sectorX2 (2*HDSPT) (Quotic D (2*HDSPT) (Rema only if the cyli the boot image st be faster and sh previous HDBL rev image is above cy the next sector a ll disk rev (25 m	2 from Disk Page number in hl ent=cylinder) ainder=sectorx2) inder number is low. MITS tarting at cylinder 0, side 1, norter than the 'fast' 7. This will become slower 7 linder 20 or so. But we will anyway, so each sector will mS), plenty of time
FC85 01D0FI FC88 50 FC89 58	;	lxi mov mov	b,-2*HDSPT d,b e,b	;de=FFFF=-1 ;since loop goes 1 extra
FC8A 13 FC8B 09 FC8C DA8ABI	DIV1:	inx dad jc	d b DIV1-ROF	;compute quotient=cylinder ;hl gets remainder
FC8F 7D FC90 91		mo∨ sub	a,l c	;fix remainder, since ;loop went 1 extra
FC91 EB		xchg		;cylinder number to hl
	;; ; Compu ; If se ; bit, ; hl= ; a =	ute Sect ectorX2 and red = Quotie = Remain	or & Side > sectors/track 1 luce sector number nt (cylinder) der (sectorX2, et	then set CSIDE r by sectors/track ither for head 0 or 1)
FC92 FE18 FC94 DA99BI	,	cpi jc	HDSPT SIDEOK-ROF	;past end of side 0? ;N: sector number is good
FC97 C608		adi	CSIDE-HDSPT	;Compute sector mod HDSPT, ;and set side 1 bit
FC99 47	SIDEOK:	mov	b,a	;save sector # with side
	; Seek ; b ; h] ; if CSE	Cylinde = secto l = cyli EEK+DBUF mov ori mov	r nder number, with st nder number<9:0> R a,h CSEEK+DBUFR h,a	ide bit set correctly ;these are actually 00 ;h<1:0>=cylinder<9:8> ;combine with SEEK cmd
FC9A CDB9BI	end i r	call	HDCMD-ROF	;hl=SEEK command with cyl # ;HCMD gets unit # from switches
	Get p side b<7 b<7 b<2 ser	olatter and sec 7:6> = 0 0<5> = s 1:0> = s 1:0> = s 1:e Swit	from sense switch tor already in b ide ector number ch <a11> = platte</a11>	n, and combine with

Page 7

HDBL.PRN FC9D 2630 ;read command, high byte mvi h,CRDSEC+DBUFR FC9F DBFF ;read platter switches in SSWTCH FCA1 E608 PSWTCH ;mask off all others ani FCA3 07 rlc ;Shift to CFPLTR position FCA4 07 rlc ;..which are bits 7:6 FCA5 07 rlc FCA6 B0 ora b ;combine w/ sect & side _____ Read Sector from current track into controller's buffer 0 a < 7:6 > = plattera < 5 > = sidea < 4:0 > = sector number . _ _ _ _ _ _ _____ FCA7 CDBABF call HDCMDA-ROF ; low command byte is in a _____ Issue CRDBUF command to kick off read of 256 bytes from the controller's buffer Note: this assumes the controller is ready. (and it is, because HDCMD left it that way.) FCAA DBA5 in CDATA ;reset CDA in CDSTA FCAC DBA3 in ACMD ;clear CMDACK in ACSTA FCAE C1 FCAF 78 ;b=requested byte count b pop mov a,b FCB0 D3A7 out ADATA :..to controller FCB2 3E50 a, CRDBUF+DBUFR ; issue Read Buffer command mvi :..to controller FCB4 D3A3 out ACMD FCB6 D1 d pop ;(10)(10) 10 us total from 'out' FCB7 E1 pop h The 8x300 is ready to transmit data in 8 uS. This code takes 30 cycles (including the 'ret'), or 15 uS min to get around to reading the data - so there is no need to wait on CDSTA if FALSE ;Wait for data port to be ready DATAWT: in CDSTA rlc :msb=CDA DATAWT-ROF jnc endif Controller is ready to transfer 256 bytes of data from its buffer ------FCB8 C9 ;(10)done with GETPAG ret _____ Issue a disk command, and then wait for the controller to complete it Note: this just assumes the controller is ready, which is OK since the last command was either a seek (where HDCMD waited for the controller to become ready) or it was a CRDBUF, which ended with all bytes transferred - and the controller becomes ready very soon (1.5 uS) after the last byte is transferred. Page 8

		· On Ent	try at U	HDBL.PRN				
		; hl = complete command ; On Entry at HDCMDA:						
		; a=low byte of command ; h=high byte of command						
		; On Ex- ; a,f ; The ; Any ; mess	<pre>xit: flags trashed, all others preserved. e command is completed and the controller is ready. y errors will terminate the load, and print an error ssage on the Terminal</pre>					
FCB9	7D	;======= HDCMD:	mov	a,1	;low byte of command			
FCBA	D3A7	HDCMDA:	out	ADATA	;to data port			
FCBC FCBE	DBA1 DBA3		in in	CSTAT ACMD	;reset CRDY flag just in case ;clear CMDACK in ACSTA			
FCC0 FCC1	7C D3A3		mov out	a,h ACMD	;command high byte ;issue command			
FCC3 FCC5 FCC6	DBAO 07 D2C3BF	HDWAIT:	in rlc jnc	CREADY HDWAIT-ROF	;Is the controller done? ;look at msb=CRDY ;N: keep waiting			
FCC9 FCCB FCCD	DBA1 E67F C8		in ani rz	CSTAT ERMASK	;reset CRDY flag ;and get A=error code ;No errors: happy return			
		;	Fall int	to error exit				
		;===Error Exit====================================						
FCCE FCD1 FCD4	320000 CDDCBF 204552D2	,	sta call db	0 LOADPF-ROF 'ER','R'+80h	;save a=error flags ;CR,LF,'LOAD', then string			
FCD8 FCD9	fb C3D9BF	FOREVR:	ei jmp	FOREVR-ROF	;INTE is error indicator light ;N: die here, INTE light lit			
		<pre>;===Subroutine====================================</pre>						
FCDC FCDF	CDE5BF 0D0A4C4F4	;====== LOADPF:	call db	PRINTF-ROF CR.LF.'LOA'.'D'+				
		;fall in	ito PRIN	,-, <u>-</u> , J				
;===Subroutine====================================					rminal			

		; The ; The ; The ; 1as ; On Ex ; Tra	e string e string e actual st string it: ashes a	HDBL.PRN address is the ' is terminated by return address f g character. and flags, all ot	'return address" on the stack. y bit 7 set in its last chr. is the next address after the ther registers preserved.
FCE5	Е3	PRINTF:	xth1		;get string address, save hl
FCE6 FCE7 FCE9	7e e67f cdf3bf	PRNTLP:	mov ani call	a,m 7Fh PRINTA-ROF	;get string character ;strip end-of-string mark ;and print it
FCEC FCED FCEE	BE 23 CAE6BF		cmp inx jz	m h PRNTLP-ROF	;end of string? ;point to next chr ;No difference: keep going
FCF1 FCF2	E3 C9		xthl ret		;restore hl, put return address ;onto stack, and go there
		;===Sub Print On En a=cl On Ex al	routine= a the To try: hr to pr it: l registo	erminal int ers preserved.	=
FCF3	F5	,====== PRINTA:	push	psw	;save chr to print
FCF4 FCF6 FCF8	DB10 E602 CAF4BF	PALOOP:	in ani jz	ACSTAT ACTDE PALOOP-ROF	;Wait for TX to be ready
FCFB FCFC FCFE	F1 D311 C9		pop out ret	psw ACTXD	;and send chr
FCFF			end		