

16K Ram

PolyMorphic
Systems

460 Ward Drive Santa Barbara California 93111 (805) 967-2351

This manual is PolyMorphic Systems part no. 810119.

Copyright 1977, Interactive Products Corporation.

Card
Revision C

The PolyMorphic Systems 16K RAM card provides 16,384 bytes of read/write storage. The card uses proven 4K dynamic RAM chips and provides "transparent" refresh circuitry onboard (no wait states). Each card has been tested for 72 hours before shipment. This includes 48 hours of GALPAT and checkerboard testing at high temperatures with no errors. This card should provide years of trouble-free service in your 8080-based S-100 system.

THEORY OF OPERATION

Refresh cycles are inserted during the T4 state of the M1 cycle of the 8080 central processor or during a hold or halt state of more than 15 cycles. Memory read cycles are initiated by the coincidence of the phase 1 clock, PSYNC, and DO7 (MREAD status). Write cycles are initiated by the leading edge of MWRITE. If the card is used with systems using DMA (Direct Memory Access), the DMA controller must provide the proper status bits on the DO bus during SYNC time. The bus timing must match that of an 8080 processor. Contact the manufacturer or distributor of the DMA controller before attempting to use the 16K RAM card with a DMA device.

ADDRESSING

Consult the user's manual for your computer to determine the correct address for this memory card. For POLY 88 or System 88 computers, the card should be addressed just above the present top of memory. If your system uses only 16K cards, the first card should be addressed at 2000H, the second card at 6000H, and the third card at A000H.

The 16K RAM card may be addressed to any 4K boundary within the 64K address space of the S-100 bus and will occupy the next 16K bytes of storage space. (If addressed at 2000H, the RAM will occupy 2000-5FFFH.) The address switches are located in the lower left corner of the card. Up to seven switches may be present, but only the top four are used. These switches are numbered 1 through 4 from the top of the card. The switch settings for various addresses are given below. Rocker switches are ON when the on or plus side of the rocker switch is pressed down. For purposes of reference, note the numbers down one side of the card and across the top. These numbers indicate the addresses of the memory chips within the 16K block. Numbers down the side indicate byte address; row 0 on the card is addressed in the first 4K of the block, row 1 in the next, and so on. Numbers across the top correspond to the bits in each byte. Column 0 contains the first bit in every byte, column 1 the second, etc.


Switch Settings (X=on, blank=off)				
Address	1	2	3	4
0000				
1000	X			
2000		X		
3000	X	X		
4000			X	
5000	X		X	
6000		X	X	
7000	X	X	X	
8000				X
9000	X			X
A000		X		X
B000	X	X		X
C000			X	X
D000	X		X	X
E000		X	X	X
F000	X	X	X	X

If addressed higher than C000H, the memory above FFFFH will appear in the lower end of the address space. (If set at E000 it will appear at E000-FFFFH and 0000-1FFFH.)

The RAM card may now be plugged into your system backplane. Consult the user's manual for your computer for card insertion instructions.

SPECIFICATIONS


Memory Size:	16,384 Bytes
Access Time:	375 nS (from 01)
Cycle Time:	525 nS
Wait States:	0
Power Consumption:	+16 to 20V @ 200 mA max. (active)
	+16 to 20V @ 90 mA max. (standby)
	+8 to 10V @ 600 mA max.
	-16 to 20V @ 24 mA max.
Card Size:	5.5" x 10"



© 1977 INTERACTIVE PRODUCTIONS CORPORATION
 POLYMORPHIC SYSTEMS
 SCHEMATIC - 16K RAM


DESIGNER	L. ARAKI
CHECKER	
DATE	7-21-77
SCALE	
SHEET	1
REV	A
DRAWING NUMBER	105201

IC1	74LS132
IC2	74LS132
IC3	8T97
IC4	8T97
IC5	8T97
IC6	74LS161
IC7	74LS02
IC8	74LS283
IC9	3242
IC10	74500
IC11	74LS132
IC12	74LS132
IC13	8T97
IC14	8T97
IC15	74LS74
IC16	74500
IC17	74367



REV.	DESCRIPTION	DATE
A	RELEASED DCR 10001E	7-18-71
B	DCR 100134	10-6-71
C	DCR 100160	11-11-71

005200
DRAWING NO.



(5) (18) (35) (36) (37)
Z READ

(16) (17) (35) (36) (37)

7 READ (44)
TPI THRU TP9

JUMPER AS SHOWN
USING #18 INSULATED
WIRE

2. MODIFY PER DWG 104140.
TO BE INSTALLED AFTER
FLOW SOLDER OPERATION.

NOTES: UNLESS OTHERWISE SPECIFIED

POLYMORPHIC SYSTEMS	
ASSY-16/K RAM	
REV	DATE
1	7-18-71
2	7-27-71
3	7-27-71
4	7-27-71
5	7-27-71
6	7-27-71
7	7-27-71
8	7-27-71
9	7-27-71
10	7-27-71
11	7-27-71
12	7-27-71
13	7-27-71
14	7-27-71
15	7-27-71
16	7-27-71
17	7-27-71
18	7-27-71
19	7-27-71
20	7-27-71
21	7-27-71
22	7-27-71
23	7-27-71
24	7-27-71
25	7-27-71
26	7-27-71
27	7-27-71
28	7-27-71
29	7-27-71
30	7-27-71
31	7-27-71
32	7-27-71
33	7-27-71
34	7-27-71
35	7-27-71
36	7-27-71
37	7-27-71
38	7-27-71
39	7-27-71
40	7-27-71
41	7-27-71
42	7-27-71
43	7-27-71
44	7-27-71
45	7-27-71
46	7-27-71
47	7-27-71
48	7-27-71
49	7-27-71
50	7-27-71
51	7-27-71
52	7-27-71
53	7-27-71
54	7-27-71
55	7-27-71
56	7-27-71
57	7-27-71
58	7-27-71
59	7-27-71
60	7-27-71
61	7-27-71
62	7-27-71
63	7-27-71
64	7-27-71
65	7-27-71
66	7-27-71
67	7-27-71
68	7-27-71
69	7-27-71
70	7-27-71
71	7-27-71
72	7-27-71
73	7-27-71
74	7-27-71
75	7-27-71
76	7-27-71
77	7-27-71
78	7-27-71
79	7-27-71
80	7-27-71
81	7-27-71
82	7-27-71
83	7-27-71
84	7-27-71
85	7-27-71
86	7-27-71
87	7-27-71
88	7-27-71
89	7-27-71
90	7-27-71
91	7-27-71
92	7-27-71
93	7-27-71
94	7-27-71
95	7-27-71
96	7-27-71
97	7-27-71
98	7-27-71
99	7-27-71
100	7-27-71